Cell layout for multiple patterning technology
A pattern and sub-pattern technology, applied in the field of cell layout of multiple patterning technology, can solve the problems of area loss, invalid timing optimization, low utilization rate, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0031] The making and using of various embodiments of the invention are discussed in detail below. It should be appreciated, however, that the present invention provides many applicable concepts that can be implemented in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention.
[0032] Figure 1-Figure 4 A process of a cell arrangement according to an embodiment is shown. first reference figure 1 , shows a layout area 100 in which cells are laid out. This unit (referenced below Figure 2-Figure 4 described) may represent any functional block of circuitry, wires, vias, etc. that need to be patterned, and may be on a substrate (eg, polysilicon layer) or on a metallization layer. For example, the cell may represent circuitry and / or wiring associated with memory cells, sense amplifiers, power supply circuits, and the like. It should be noted th...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com