Unlock instant, AI-driven research and patent intelligence for your innovation.

Method and apparatus for performing hardware-assisted layout

A layout, hardware technique used in the field of implementation of hardware-assisted layout and devices, capable of addressing maximum frequency adverse effects, obsolete information, considerations, etc.

Active Publication Date: 2016-09-14
ALTERA CORP
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] Past hardware-assisted placement techniques suffer from a number of limitations associated with obtaining cost metrics for use in placement
For example, hardware-assisted layout techniques of the past suffer from the use of information that is stale when computing the bounding box costs of the nets used to bound the terminals of the nets
Past hardware-assisted placement techniques have not been able to provide timing-critical path considerations, which adversely affects the maximum frequency at which a design can run

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and apparatus for performing hardware-assisted layout
  • Method and apparatus for performing hardware-assisted layout
  • Method and apparatus for performing hardware-assisted layout

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] In the following description, for purposes of explanation, specific nomenclature is set forth in order to provide a thorough understanding of some embodiments of the invention. It will be apparent to those skilled in the art that some embodiments of the invention may be practiced without requiring the specific details described. In other instances, well-known circuits, devices and procedures are shown in block diagram form in order to avoid unnecessarily obscuring the embodiments of the present invention.

[0024] figure 1 is a flowchart illustrating a method for designing a system on a target device according to an exemplary embodiment of the present invention. The target device can be FPGA, ASIC, structured ASIC or other devices. According to one embodiment, in figure 1 The process shown in can be performed by a computer aided design (CAD) / electronic design automation (EDA) tool implemented on a computer system. At 101, the system is synthesized. Synthesis incl...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A method for designing a system on a target device is disclosed. Based on the criteria, a first plurality of components in the system are assigned to be laid out by a computer aided design (CAD) tool. Based on the criteria, a second plurality of components in the system are assigned to be placed by the hardware placement unit. A layout solution for the system on the target device is generated using the layout results from the CAD tool and the hardware layout unit. Other embodiments are also described and claimed.

Description

[0001] priority [0002] This application claims priority to a previously filed US Patent Application for Invention, Serial No. 12 / 590,643, filed November 12, 2009, which is incorporated herein by reference. technical field [0003] Some embodiments of the invention relate to tools for designing a system on a target device. More specifically, some embodiments of the invention relate to methods and apparatus for hardware assisted placement. Background technique [0004] Electronic designs for large systems can include millions of gates and millions of bits of embedded memory. Of the tasks required to manage and optimize an electronic design on a target device, synthesis, place and route with available resources can be the most challenging and time consuming. The complexity of large systems often requires the use of computer-aided design (CAD) or electronic design automation (EDA) tools to manage and optimize designs. CAD tools perform the time-consuming tasks of synthesis...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F17/50
CPCG06F30/34G06F30/392G06F30/347
Inventor J·C·范迪肯
Owner ALTERA CORP