Unlock instant, AI-driven research and patent intelligence for your innovation.

Field programmable gate array (FPGA)-based advanced encryption standard (AES) encryption and decryption network communication device and implementation method thereof

A technology of network communication and implementation method, which is applied in the direction of encryption device with shift register/memory, electrical components, transmission system, etc., can solve the problems of slow processing speed and large time delay, so as to improve effective work efficiency and effective Work efficiency and strong communication and intelligent control capabilities, improve the effect of strong communication and intelligent control capabilities

Inactive Publication Date: 2014-12-31
SUN YAT SEN UNIV
View PDF7 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In addition, nowadays, software programs are usually used to encrypt data, but the time delay is large and the processing speed is slow.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Field programmable gate array (FPGA)-based advanced encryption standard (AES) encryption and decryption network communication device and implementation method thereof
  • Field programmable gate array (FPGA)-based advanced encryption standard (AES) encryption and decryption network communication device and implementation method thereof
  • Field programmable gate array (FPGA)-based advanced encryption standard (AES) encryption and decryption network communication device and implementation method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0031] The byte replacement operation sub-module is represented as SubBytes in the current AES encryption and decryption algorithm principle, the row shift transformation operation sub-module is represented as ShiftRows in the current AES encryption and decryption algorithm principle, and the column mixing transformation operation sub-module is represented as the current AES encryption and decryption algorithm principle The MixColumns and key logic transformation operation sub-modules in are expressed as AddRoundKey in the current AES encryption and decryption algorithm principle.

[0032] Depend on figure 1 As shown, a FPGA-based AES encryption and decryption network communication device, including

[0033] The MCU unit is used to control the received network data packets to group and forward the network data packets after receiving the network data packets transmitted from the network port, the network data packets are UDP network data packets, and the network port is RJ45 ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a field programmable gate array (FPGA)-based advanced encryption standard (AES) encryption and decryption network communication device and an implementation method thereof. The device comprises a micro control unit (MCU) and an AES encryption and decryption unit. The method comprises the following steps that: the MCU receives a network data packet from a network port, controls the grouping of the received network data packet, and forwards a network data group; and the AES encryption and decryption unit inserts a data tag for recording an address and the number of rounds into the network data group, performs intra-round routing control on the network data group according to the inserted data tag, performs AES encryption and decryption on the network data group in parallel, and outputs the AES-encrypted and decrypted network data packet. The device and the method have the high-speed hardware parallel processing advantage of an FPGA and the high communication and intelligent control capabilities of the MCU, so that effective working efficiency is greatly improved, and high communication and intelligent control capabilities are ensured. The FPGA-based AES encryption and decryption network communication device and the implementation method thereof are widely applied to the field of network communication.

Description

technical field [0001] The invention relates to Internet network communication technology and electronic circuit technology, in particular to an FPGA-based AES encryption and decryption network communication device and its implementation method. Background technique [0002] Today's data is easily stolen by others during network transmission, so network data transmission has a great security risk. In order to solve this problem, data transmitted on the network should be encrypted. In the field of encryption technology, the most widely used encryption algorithm is the national standard DES algorithm promulgated by the United States in 1977, but compared with the traditional DES algorithm or 3DES algorithm, the AES algorithm has obvious advantages in terms of speed and security . In addition, nowadays, software programs are usually used to encrypt data, but the time delay is large and the processing speed is slow. Contents of the invention [0003] In order to solve the ab...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H04L9/06H04L29/06
Inventor 陈弟虎陈敏蔡钢
Owner SUN YAT SEN UNIV