Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A method for controlling the clock of a SOC system and the SOC

A system clock and clock signal technology, applied in the direction of data processing power supply, signal generation/distribution, etc., to achieve the effect of reducing power consumption

Active Publication Date: 2016-01-20
SHANDONG SINOCHIP SEMICON
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This method still requires the master device or the processor to control the clock signal, which cannot fundamentally solve the technical problem in the first aspect above.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A method for controlling the clock of a SOC system and the SOC
  • A method for controlling the clock of a SOC system and the SOC
  • A method for controlling the clock of a SOC system and the SOC

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0025] In response to the technical problems at the first level, this paper implements a method for accurately controlling clocks in SoC and an SoC using this method. In the method, the execution module sends a clock control signal according to its own actual working conditions, which avoids unnecessary dry running of the execution module and realizes precise control of the clock.

[0026] It should be noted that execution module is used again to denote a module corresponding to certain commands.

[0027] Regarding the module, a large number of functional modules are integrated in the SoC, in figure 1 In particular, there are 1~N outlets, and N represents a natural number, usually greater than or equal to 1, depending on the SoC product itself, so I won’t repeat it again.

[0028] figure 1 Describes the hardware block diagram of the SoC. The hardware structure in the figure is mainly composed of processor, bus, execution modules and clock control module. The core of this ar...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a system on a chip (SoC) system clock control method and a SoC. According to the SoC system clock control method and the SoC, when an executive module or a function module is carried out an internal arithmetic or is interacted with the other modules, a processor does not participate in a clock control any more, the executive module is used for controlling, and a smaller unit is used for controlling, that is a plurality of transmission (Trans) operations under an operation are used for driving. An idle phase among the operations corresponds to a dry running of an original method, and the executive module does not operate any more, so that a control signal can be generated through the executive module according to an actual working condition, a clock signal required by the executive module is generated precisely, dry running states of the executive module are reduced to reduce times of circuit flip, and power dissipation of the SoC is effectively reduced.

Description

technical field [0001] The invention relates to a SoC system clock control method and a SoC applying the method. Background technique [0002] SoC is SystemonChip, system on chip or system-on-chip, which refers to an integrated circuit that contains a complete system. [0003] With the development of technology, the integration level of SoC is getting higher and higher, and the power consumption is also increasing. Reducing SoC power consumption is not only a matter of reducing energy consumption, but also involves the heat dissipation design of the system. Therefore, reducing power consumption It has become an important topic in IC design today. [0004] In an SoC system, there are various ways to reduce power consumption, among which controlling clock switches to reduce circuit flipping is the main way to reduce power consumption. The increased circuit area in this way is relatively small, and the additional loss is relatively small. [0005] In SoC, such as figure 1 A...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F1/04G06F1/32
Inventor 刘守浩张洪柳孙晓宁刘大铕王运哲赵阳
Owner SHANDONG SINOCHIP SEMICON
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products