Low-offset full-motion comparator

A comparator and full dynamic technology, applied in the field of comparators, can solve problems affecting the normal operation of comparators, and achieve the effect of reducing the influence of offset voltage and power consumption

Inactive Publication Date: 2013-06-26
东南大学无锡分校
View PDF5 Cites 16 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

But the offset voltage of the traditional Latch comparator will also affect the normal operation of the comparator

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Low-offset full-motion comparator
  • Low-offset full-motion comparator
  • Low-offset full-motion comparator

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0017] Below in conjunction with accompanying drawing and specific embodiment, further illustrate the present invention, should be understood that these embodiments are only for illustrating the present invention and are not intended to limit the scope of the present invention, after having read the present invention, those skilled in the art will understand various aspects of the present invention Modifications in equivalent forms all fall within the scope defined by the appended claims of this application.

[0018] Such as figure 1 As shown, the present invention includes a pre-amplification circuit 1 , an offset elimination circuit 4 , a NAND gate latch 3 and a latch circuit 2 .

[0019] The latch circuit 2 is an existing circuit, which includes eighth to sixteenth MOS transistors M8-M16, wherein the twelfth to fifteenth MOS transistors M12-M15 are P-type MOS transistors. The gate of the eleventh MOS transistor M11 forms the first input terminal FP of the latch circuit, an...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a low-offset full-motion comparator. Influences of offset voltage on a comparator are substantially reduced by adding a preamplifier circuit and an offset eliminating circuit to compensate the offset voltage at an input end of the comparator. Compared with conventional comparators with preamplifier circuits, the low-offset full-motion comparator has the advantages that a preamplifier of a full-motion structure is adopted without consuming static current so that power consumption is lowered.

Description

technical field [0001] The invention relates to a low offset full dynamic comparator and belongs to the field of comparators. Background technique [0002] For analog circuits such as digital-to-analog converters and analog-to-digital converters, comparators are very important circuit modules, and their offset characteristics and power consumption will significantly affect the performance and working status of the overall circuit. According to the working principle, the comparators commonly used in successive approximation analog-to-digital converters and flash analog-to-digital converters can be roughly divided into two categories: operational amplifier comparators and Latch comparators. The op amp structure comparator can distinguish smaller input signals, but at a slower speed; the Latch comparator is faster, but can only distinguish larger input signals. In high-speed and high-precision applications, there are high requirements on the accuracy and speed of the comparato...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H03K5/22
Inventor 吴建辉汤旭婷张理振薛金炜王海冬胡建飞田茜
Owner 东南大学无锡分校
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products