Error response circuit, semiconductor integrated circuit, and data transfer control method
A data transmission control and error response technology, applied in the direction of electrical digital data processing, data processing power supply, error detection/correction, etc., can solve the problem of improper stop of data transmission, circuit segment failure to respond and return, circuit segment suspension, etc. question
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 example )
[0024] figure 1 is an example of the semiconductor integrated circuit according to the first embodiment.
[0025] The semiconductor integrated circuit 10 includes: a circuit section 11 (hereinafter referred to as a master device) that is a source of a command such as a transfer command, a circuit section 12 that is a target of the command and returns a response signal to the command to the master device 11 (hereinafter referred to as a slave device), an internal bus 13 , and a power control circuit section 14 . In addition, the semiconductor integrated circuit 10 according to the first embodiment includes an error response circuit 15 . exist figure 1 In the example of , the error response circuit 15 is arranged between the internal bus 13 and the slave device 12 . However, the error response circuit 15 can also be arranged between the master device 11 and the internal bus 13 .
[0026] exist figure 1 In , the flow of signals transmitted to or received from each circuit se...
no. 2 example )
[0042] figure 2 is an example of the semiconductor integrated circuit according to the second embodiment.
[0043] The semiconductor integrated circuit 20 includes a plurality of master devices 21-1, 21-2, ..., and 21-m, a plurality of slave devices 22-1, 22-2, ..., and 21-n, an internal bus 23, a system A mode controller 24 and a plurality of error response circuits 25-1, 25-2, . . . , and 25-n.
[0044] exist figure 2 In the example of , the error response circuits 25 - 1 to 25 - n are arranged between the slave devices 22 - 1 to 21 - n and the internal bus 23 . However, the error response circuits 25 - 1 to 25 - n may also be arranged between the master devices 21 - 1 to 21 - m and the internal bus 23 .
[0045] in addition, figure 2 The number of master devices 21-1 to 21-m, slave devices 22-1 to 22-n, and error response circuits 25-1 to 25-n shown is three or more. However, there is no limit to this number. m or n is set to any value greater than or equal to 1.
...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 