Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Chip burning checking method

A verification method and chip technology, applied in the direction of response error generation, redundant code error detection, etc., can solve the problems of low product quality and safety factor, high abnormal programming error, and poor stability of overall programming verification, etc. Achieve the effect of improving the overall test efficiency, improving the quality and safety factor, and avoiding programming errors

Active Publication Date: 2014-02-05
HUIZHOU BLUEWAY ELECTRONICS
View PDF3 Cites 24 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] In order to solve the above technical problems, the present invention provides a method for chip programming and verification. This method of programming and verification solves the problems of high abnormal programming errors, low product quality and safety factor, and poor stability of overall programming and verification. technical problem

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip burning checking method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0015] In order to allow those skilled in the art to better understand the technical solutions of the present invention, the present invention will be further described below in conjunction with the accompanying drawings.

[0016] Such as figure 1 As shown, the present invention discloses a method for realizing the programming and verification of the BQ2022A new encryption IC, specifically, an integrated multi-channel programming and verification calculation and comparison method, including the following programming and verification steps:

[0017] S1: The user sets the serial number ID parameters, file byte parameters, and programming status protection bit parameters of the chip that need to be burned and verified on the burning verification device; specifically: the user sets the burning file name path, serial number ID , checksum calculation area range and checksum programming address, chip programming status protection bit area, serial number ID, required programming file ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a chip burning checking method, which comprises the following steps that S1, users set required burning checking parameters on burning checking equipment; S2, the burning checking equipment carries out detection; S3, the chip sequence number ID (identity) is sequentially subjected to reading, calculation, burning and checking; S4, chips subjected to the sequence number ID checking are sequentially subjected to file byte data reading, calculation, burning and checking; S5, the chips subjected to the file byte data checking are subjected to burning state protection bit calculation and checking. The chip burning checking method has the advantages that the communication mode is converted into a parallel mode from a serial mode, the burning-while-checking-verifying multi-channel single comparison mode is adopted, abnormal burning links are discovered in time, abnormal test channels are judged in time, the integral testing efficiency of the burning checking is improved, the channel contact electrification condition is effectively distinguished, the reverse insertion and mistake insertion of the channels can be prevented, and the occurrence of quality accidents caused by plate taking error can be effectively avoided.

Description

technical field [0001] The invention relates to chip programming and verification technology, in particular to a method for realizing BQ2022A programming verification. Background technique [0002] With the development of electronic technology and the increasing demand of consumers for electronic equipment, the introduction of BQ2022A new power management IC, the import procedure includes programming verification comparison and verification sum calculation and programming, and it is required to ensure that the only There are technical difficulties, and the stability of the burning process is difficult to guarantee. The current industry production method is based on the software and hardware (EV2300) provided by TI (Texas Instruments Corporation), and realizes the programming verification comparison of BQ2022A through a single channel in a purely manual manner. This method is restricted by TI company, which has great limitations, poor scalability, high investment cost, poor ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F11/10
Inventor 邓振东陈思波
Owner HUIZHOU BLUEWAY ELECTRONICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products