Method for replacing FPGA IP programs inside SOC by SOC

A program and chip technology, applied in the field of SOC chip replacing its own internal FPGAIP program, to achieve the effect of reducing cost, simplifying system complexity, and flexible and diverse working modes

Inactive Publication Date: 2014-05-21
INST OF MICROELECTRONICS CHINESE ACAD OF SCI
View PDF3 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] Due to the special requirements of the system for the encryption method, different encryption algorithms must be frequently replaced according to different occasions, that is, the FPGA IP program needs to be replaced online at any time,

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for replacing FPGA IP programs inside SOC by SOC
  • Method for replacing FPGA IP programs inside SOC by SOC
  • Method for replacing FPGA IP programs inside SOC by SOC

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0028] In order to make the objectives, technical solutions, and advantages of the present invention clearer, the following further describes the present invention in detail with reference to specific embodiments and drawings.

[0029] Such as figure 1 As shown, figure 1 It is a flow chart of the method for SOC chip to replace its own internal FPGA IP program provided by the present invention. The method includes the following steps:

[0030] Step 1: The MCU IP configures the configuration interface of the FPGA IP through its general IO interface, so that the FPGA IP in the normal working state enters the program download mode;

[0031] Step 2: MCU IP inputs specific command bytes for reading data to serial FLASH memory through its general IO interface, and then enters the starting address where the program code to be configured is located, so that serial FLASH memory can be sent to FPGA IP from this starting address Start to output data;

[0032] Step 3: The FPGA IP that has entered ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a method for replacing FPGA IP programs inside an SOC by the SOC. The method includes the steps that MCU IP configures a configuration interface of FPGA IP through a general IO interface of the MCU IP, and then the FPGA IP in a normal working state is in a program downloading mode; the MCU IP inputs specific command bytes of read data to a serial FLASH storage through the general IO interface of the MCU IP, then inputs the initial address where program codes needing configuring are located, and then the serial FLASH storage outputs data to the FPGA IP from the initial address; the FPGA IP in the program downloading mode begins to receive data output by the serial FLASH storage to conduct program downloading; when the FPGA IP receives all the data output by the FLAH storage, program downloading work is completed, the program downloading mode is retreated, a configuration completion mode is executed, and then the FPGA IP programs inside the SOC can be replaced.

Description

technical field [0001] The invention relates to the field of embedded systems, in particular to a method for replacing an internal FPGAIP program of an SOC chip. Background technique [0002] In today's embedded systems, due to the increasing demand for functions and performance, the design complexity of embedded systems also increases, so SOC chips can be seen in almost all embedded systems. [0003] By integrating multiple IP cores required by the system, such as MCU IP, DSP IP, FPGAIP and other IP cores for processing digital signals and IP cores for processing analog signals, it is possible to integrate a lot of individual chip functions in a small chip volume , greatly improving the integration of a single chip, thus simplifying the design complexity of the entire embedded system. [0004] The SOC chip involved in the present invention is a SOC chip that integrates FPGA IP and MCU IP, wherein FPGA IP is an FPGA IP with a capacity of 2000 logic units independently devel...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F9/445
Inventor 徐飞乔树山黑勇
Owner INST OF MICROELECTRONICS CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products