Unlock instant, AI-driven research and patent intelligence for your innovation.

Multi-thread scheduling realization method oriented to network on chip

A network-on-chip and implementation method technology, applied to multi-programming devices, program startup/switching, instruments, etc., can solve problems such as inability to handle multi-thread scheduling, difficulty in high efficiency, complexity, etc., to reduce complexity, improve efficiency, Highly scalable effects

Active Publication Date: 2014-06-04
江苏润云数字科技有限公司
View PDF4 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the scheduling methods for single-core processors obviously cannot handle the scheduling of multi-threads on the network-on-chip, and some existing mapping methods start from the relationship between the IP core and the network-on-chip. How to realize it from the perspective of the operating system There are few existing methods for the scheduling of multi-threads on the network-on-chip; the existing methods are usually more complicated and difficult to complete efficiently

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-thread scheduling realization method oriented to network on chip
  • Multi-thread scheduling realization method oriented to network on chip
  • Multi-thread scheduling realization method oriented to network on chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] The present invention will be further described below in conjunction with the accompanying drawings and specific embodiments, which are not intended to limit the protection scope thereof.

[0028] Such as figure 1 As shown, a method for implementing multi-thread scheduling for a network on chip includes the following steps:

[0029] S10: Establish a multi-thread model, including a multi-thread set T including all threads, a thread communication relationship set whether there is a communication relationship between each thread, and a task quantity set that has a communication relationship with each thread.

[0030] For multithreading, establish a multithreading model A(T,R), where:

[0031] T is a collection of multi-threads, T={t 0 ,t 1 ,...,t m};

[0032] R is r ij set of r ij =1 means thread t i with thread t j There is a communication relationship between r ij =0 means thread t i with thread t j There is no communication relationship between them;

[003...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a multi-thread scheduling realization method oriented to a network on chip. The multi-thread scheduling realization method includes building a multi-thread model; building a network-on-chip topological model; dividing a multi-thread set; partitioning the network on chip; distributing multiple threads on the network on chip. The method is suitable for realization of multi-thread scheduling oriented to the network on chip; by utilizing a relationship among the threads to group the threads, partition the network on chip on that basis and perform scheduling, complexity in scheduling is reduced, the method has expandability in dynamic scheduling, and scheduling efficiency is improved.

Description

technical field [0001] The invention belongs to the technical field of on-chip network thread scheduling, in particular to a multi-thread scheduling implementation method oriented to on-chip network. Background technique [0002] With the development of semiconductor technology, the improvement of processor frequency, which marks the computing performance, has gradually slowed down, and it has been unable to effectively enhance the overall computing capability of the system. In this context, hardware manufacturers have started research and development of multi-core processors and SoCs. The multi-core processor improves the integration of the system by packaging multiple processing cores on the same chip, while the system on chip integrates other devices responsible for calculation on the chip, so that the functions of the chip can meet the needs of various aspects. [0003] Both multi-core processors and system-on-chips increase the number of devices inside a chip. Experi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/48G06F15/173
Inventor 胡威黎文飞胡雷郭宏张凯张鸿薛智文占旭宽苏明扬黄波
Owner 江苏润云数字科技有限公司