FPGA-based IRIG-B code decoder and decoding method thereof

A decoder and B code technology, applied in FPGA-based IRIG-B code decoder and its decoding field, can solve the problems of affecting micro-processing response and taking up a large processing time, so as to improve efficiency and pertinence, reduce noise, Effect of improving precision of judgment
CN104102124AActive Publication Date: 2014-10-15CHINA XD ELECTRIC CO LTD
5 Cites 14 Cited by

Patent Information

Authority / Receiving Office
CN Β· China
Patent Type
Applications(China)
Current Assignee / Owner
CHINA XD ELECTRIC CO LTD
Publication Date
2014-10-15

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
Patent Text Reader

Abstract

The invention provides an FPGA-based IRIG-B code decoder and decoding method thereof. The decoder includes a B code analysis unit and an information output unit which are arranged in an FPGA; the B code analysis unit comprises a code element recognition module, an information extraction module and a format conversion module which are connected with one another sequentially; the information output unit comprises a UTC time module and an interface module which are connected with each other sequentially; the code element recognition module is used for processing IRIG-B code signals inputted from the outside; the information extraction module is used for receiving code element types outputted by the code element recognition module, and providing on-time reference point signals for the UTC time module; the format conversion module is used for providing UTC second signals to the UTC time module; and the information output unit provides PPS and UTC time signals for external applications through the interface module. The method comprises the following steps of: 1) code element analysis; 2) information extraction; 3) UTC second signal calculation; and 4) UTC time synthetic output.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to a time synchronization technology in a power system, in particular to an FPGA-based IRIG-B code decoder and a decoding method thereof. Background technique

[0002] With the rapid development of the power system, the requirement for time synchronization is increasingly urgent, and an accurate, safe and reliable clock source is needed to provide an accurate time reference for various operating equipment in the power system. Since the Global Positioning System (GPS) has become a global sharing and extremely high-precision time release system, GPS-based time synchronization signals have been widely used in power systems. The methods of GPS time synchronization signal mainly include pulse synchronization method, serial port information synchronization method, IRIG-B code synchronization method, etc. The IRIG-B code synchronization method is accurate in time synchronization and simplifies the time synchronization circuit. - The B c...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More