A fpga-based irig‑b code decoder and its decoding method

A decoder and B code technology, applied in FPGA-based IRIG-B code decoder and its decoding field, can solve the problems of taking up a large processing time and affecting the response of micro processing, so as to reduce noise, improve efficiency and pertinence, Effect of improving precision of judgment

Active Publication Date: 2017-04-19
CHINA XD ELECTRIC CO LTD
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] In the prior art, the decoder for the IRIG-B code is implemented by a microprocessor, and the analysis of the IRIG-B code will take a large amount of processing time due to the sequential execution limitation of the microprocessor, which will directly affect the performance of the microprocessor on other tasks. response

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A fpga-based irig‑b code decoder and its decoding method
  • A fpga-based irig‑b code decoder and its decoding method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0029] The present invention will be further described in detail below in conjunction with specific embodiments, which are explanations of the present invention rather than limitations.

[0030] A kind of FPGA-based IRIG-B code decoder of the present invention, as figure 1 As shown, it includes a B code analysis unit and an information output unit arranged in the FPGA; the B code analysis unit includes a symbol identification module, an information extraction module and a format conversion module connected in sequence, and the information output unit includes a UTC time module connected in sequence and interface module; the symbol identification module is used to process the IRIG-B code signal input from the outside; the information extraction module is used to receive the symbol type output by the symbol identification module, and provides the punctual reference point signal to the UTC time module; the format conversion module It is used to provide the UTC second signal to th...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides an FPGA-based IRIG-B code decoder and decoding method thereof. The decoder includes a B code analysis unit and an information output unit which are arranged in an FPGA; the B code analysis unit comprises a code element recognition module, an information extraction module and a format conversion module which are connected with one another sequentially; the information output unit comprises a UTC time module and an interface module which are connected with each other sequentially; the code element recognition module is used for processing IRIG-B code signals inputted from the outside; the information extraction module is used for receiving code element types outputted by the code element recognition module, and providing on-time reference point signals for the UTC time module; the format conversion module is used for providing UTC second signals to the UTC time module; and the information output unit provides PPS and UTC time signals for external applications through the interface module. The method comprises the following steps of: 1) code element analysis; 2) information extraction; 3) UTC second signal calculation; and 4) UTC time synthetic output.

Description

technical field [0001] The invention relates to a time synchronization technology in a power system, in particular to an FPGA-based IRIG-B code decoder and a decoding method thereof. Background technique [0002] With the rapid development of the power system, the requirement for time synchronization is increasingly urgent, and an accurate, safe and reliable clock source is needed to provide an accurate time reference for various operating equipment in the power system. Since the Global Positioning System (GPS) has become a global sharing and extremely high-precision time release system, GPS-based time synchronization signals have been widely used in power systems. The methods of GPS time synchronization signal mainly include pulse synchronization method, serial port information synchronization method, IRIG-B code synchronization method, etc. The IRIG-B code synchronization method is accurate in time synchronization and simplifies the time synchronization circuit. - The B c...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): G04R20/00
Inventor 白世军石楠陈凯金猛
Owner CHINA XD ELECTRIC CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap