Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

A clock source for serializer/deserializer based on clock manager and fpga

A manager and deserializer technology, applied in the field of remote sensing camera video processors, can solve problems affecting image quality, clock instability, high bit error rate, etc., to avoid negative impacts, ensure phase consistency, and reduce signal delays Effect

Active Publication Date: 2017-01-25
BEIJING RES INST OF SPATIAL MECHANICAL & ELECTRICAL TECH
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] With the sharp increase in the amount of data acquired by some remote sensing cameras, the corresponding data transmission rate has also continued to increase. Using SerDes devices (serial / deserializers) to achieve high-speed data transmission has become the first choice, but SerDes devices have higher clock speeds. However, considering the problem of homologous clocks in many cameras, it is inevitable that there will be long-term clock transmission. At present, FPGAs are widely used to provide clock sources for SerDes devices, but the clocks transmitted by FPGAs from the backplane may be unstable. , and then affected by various factors such as PCB layout and electromagnetic interference, the clock quality may decline, and then transmitted to the SerDes device through the FPGA, there may be a high bit error rate, which will affect the final image quality

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A clock source for serializer/deserializer based on clock manager and fpga
  • A clock source for serializer/deserializer based on clock manager and fpga
  • A clock source for serializer/deserializer based on clock manager and fpga

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022] Due to the high-speed data transmission requirements of the system, and at the same time, in order to reduce the size of the system and the number of external cables, the use of SerDes devices has become a better data transmission method, because the SerDes devices will serialize parallel data. Perform frequency multiplication processing, which has very high requirements on the clock, so the two clock managers and the FPGA provide clock sources that are mutually backup.

[0023] Such as figure 1 Shown is the SerDes device clock source based on the clock manager and FPGA proposed by the present invention. In this embodiment, the clock source is provided by 8 SerDes (SerDes1, SerDes2, SerDes3, SerDes4, SerDes5, SerDes6, SerDes7, SerDes8) clock signal.

[0024] The clock source includes FPGA, a first clock manager, a second clock manager, a first switch group including 8 switches, a second switch group including 8 switches, a first differential signal-to-single-ended sign...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a serializer / deserializer clock source based on clock managers and an FPGA. According to the work principle of the serializer / deserializer clock source, main backup clock signals transmitted by a backboard are received by the FPGA, due to the features of the adopted clock managers, after being powered on, the FPGA can transmit the main backup clock signals to the first clock manager and the second clock manager, and after the first clock manager and the second clock manager are configured successfully, clock signals with the same phase frequency or the different phase frequencies can be output. The FPGA outputs eight paths of clock signals to a SerDes, the first clock manager and the second clock manager output eight paths of clock signals to the SerDes, a main backup relation is formed by the clock signals output by the FPGA and the clock signals output by the two clock managers, the final clock source can be selected in actual work according to a debugging result, the design flexibility is facilitated, and the design reliability is improved.

Description

technical field [0001] The invention relates to a serial / deserializer clock source based on a clock manager and FPGA, which is applied to a remote sensing camera video processor using the serial / deserializer. Background technique [0002] With the sharp increase in the amount of data acquired by some remote sensing cameras, the corresponding data transmission rate has also continued to increase. Using SerDes devices (serial / deserializers) to achieve high-speed data transmission has become the first choice, but SerDes devices have higher clock speeds. However, considering the problem of homologous clocks in many cameras, it is inevitable that there will be long-term clock transmission. At present, FPGAs are widely used to provide clock sources for SerDes devices, but the clocks transmitted by FPGAs from the backplane may be unstable. Afterwards, affected by various factors such as PCB layout and electromagnetic interference, the quality of the clock may decline, and then tran...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G05B19/042
CPCG05B19/042
Inventor 倪建军赵建伟王建宇于双江荣鹏张磊林为秀闫静纯苏浩航程甘霖郭宇琨
Owner BEIJING RES INST OF SPATIAL MECHANICAL & ELECTRICAL TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products