Semiconductor Device
A semiconductor, conductive type technology, applied in semiconductor devices, electrical components, circuits, etc., can solve the problem of increasing feedback capacitance Crss, and achieve the effect of reducing feedback capacitance and low-cost manufacturing
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 approach
[0072] Hereinafter, a semiconductor device according to a first embodiment of the present invention will be described. This semiconductor device is a trench-gate power MOSFET in which a channel is controlled to be on and off by a gate voltage to perform current switching control. The gates are formed in grooves 25 formed parallel to the front surface of the semiconductor substrate, and the respective gates are connected in parallel. Each gate electrode is formed inside the groove 25 after an insulating film is formed on the surface in the groove 25 .
[0073] figure 1 is a cross-sectional view showing the structure of the semiconductor device 1 . The semiconductor device 1 is a trench gate element having a structure in which a gate is formed in a groove 25 formed in a semiconductor substrate 100 . figure 1 In this semiconductor substrate 100, an n-layer 22 and a p-layer 30 are sequentially formed on an n+ layer 21 serving as a drain layer. On the front side of the semico...
no. 2 approach
[0110] Among the above structures, in the case of an IGBT having a groove 25 having a width of 3 to 20 μm, since holes are accumulated at the bottom of the groove 25, the on-state voltage can be reduced, which is particularly preferable. In addition, since the number of gates can be reduced, the feedback capacitance Crss can be further reduced.
[0111] In the semiconductor device 1 of the second embodiment of the present invention, as Figure 7 As shown, the semiconductor substrate 100 has: a first semiconductor region 10 of a first conductivity type; a second semiconductor region 20 of a second conductivity type disposed on the first semiconductor region 10; a first semiconductor region disposed on the second semiconductor region 20 the third semiconductor region 30 of conductivity type; and the fourth semiconductor region 40 of the second conductivity type arranged separately from each other on the third semiconductor region 30 .
[0112] Such as Figure 7 As shown, a gro...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 