Method and system for quantitatively evaluating safety of safety chips

A security chip, quantitative evaluation technology, applied to the protection of internal/peripheral computer components, etc., can solve the problems of low test efficiency and inability to compare security chip security

Active Publication Date: 2015-09-02
SHENZHEN INST OF ADVANCED TECH CHINESE ACAD OF SCI +1
View PDF2 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] For this reason, the technical problem to be solved by the present invention is that the efficiency of the test required by the security detection me...

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and system for quantitatively evaluating safety of safety chips
  • Method and system for quantitatively evaluating safety of safety chips
  • Method and system for quantitatively evaluating safety of safety chips

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0065] This embodiment provides a method for quantitatively evaluating the security of a security chip, such as figure 1 shown, including:

[0066] S1. Performing a fault injection attack on the security chip to be evaluated to determine a sensitive point of the security chip that is vulnerable to fault injection attack in space, wherein the sensitive point has an area s, and the area s is the area of ​​the fault injection attack;

[0067] S2. Performing a fault injection attack on the sensitive points, and determining a sensitive time length for each sensitive point vulnerable to fault injection attacks;

[0068] S3. Determine the sensitive area of ​​the security chip in time and space Wherein n represents the number of the sensitive points, t(i) represents the sensitive time length of the i sensitive point, and i is a positive integer;

[0069] S4. Quantitatively evaluate the security of the security chip according to the total area of ​​the security chip, the total time ...

Embodiment 2

[0098] This embodiment provides a system for quantitatively evaluating the security of a security chip, such as Figure 8 shown, including:

[0099] The sensitive point determination module 1 is used to perform a fault injection attack on the security chip to be evaluated, so as to determine a sensitive point of the security chip that is vulnerable to fault injection attack in space, wherein the sensitive point has an area s, and the area s is Areas for error injection attacks;

[0100] Sensitive time length determining module 2, used to perform error injection attack on the sensitive point, and determine the sensitive time length of each sensitive point vulnerable to error injection attack;

[0101] Sensitive area determination module 3, used to determine the sensitive area of ​​the security chip in time and space Where n represents the number of sensitive points, t(i) represents the sensitive time length of the i-th sensitive point, and i is a positive integer.

[0102] ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a method and a system for quantitatively evaluating the safety of safety chips. The method includes carrying out fault injection attack on the to-be-evaluated safety chips to determine spatial fault injection attack vulnerable sensitive points of the safety chips; carrying out fault injection attack on the sensitive points; determining a fault injection attack vulnerable sensitive time duration of each sensitive point; determining temporal and spatial sensitive regions of the safety chips; quantitatively evaluating the safety of the safety chips according to the total areas of the safety chips, the total time required for encrypting/decrypting each safety chip at one step and the temporal and spatial sensitive regions of the safety chips. An n represents the number of the sensitive points, t(i) represents the sensitive time duration of each i sensitive point, and the i is a positive integer. The method and the system for quantitatively evaluating the safety of the safety chips in an embodiment of the invention have the advantage that the safety of the safety chips can be spatially and temporally quantitatively evaluated by the aid of the method and the system.

Description

technical field [0001] The invention relates to the technical field of chip detection, in particular to a method and system for quantitatively evaluating the security of a security chip. Background technique [0002] With the rapid development of information technology, the requirements for information security are getting higher and higher. Electronic devices generally use security chips that run cryptographic algorithms to ensure information security. However, the encryption algorithms in security chips are vulnerable to error injection attacks. Common error injection attacks include: voltage and clock mutation errors, laser-induced errors, X-ray and Ion beam implantation errors, etc., therefore, the evaluation of the security of the security chip is particularly important. [0003] As early as 1996, a fault injection attack method of CRT-RSA was proposed to detect the security of security chips. However, the existing error injection analysis attack methods are to slice ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F21/77
Inventor 邵翠萍李慧云周剑彬徐国卿李大为罗鹏
Owner SHENZHEN INST OF ADVANCED TECH CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap