Optimal read data circuit in data storage flash memory
A technology for data storage and data reading, applied in the field of memory read and write operations, can solve problems such as large parasitic capacitance, erroneous data readout, and difficulty in flipping a chip latch, and achieve the effect of avoiding difficulty in flipping and ensuring accuracy.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 2
[0061] The working process of the optimized data reading circuit in a data storage type flash memory provided by the embodiment of the present invention is as follows:
[0062] 1. The data buffer 170 sends electrical signals with voltage values bl and bl_b to the chip optimized data read circuit. Wherein, bl and bl_b are electrical signals with equal voltage values but different positive and negative values, which are respectively applied to the first input terminal and the second input terminal of the voltage regulation module 110; the drain of the first transistor 150 and the source of the second transistor 160; The drain of the fourteenth transistor and the drain of the fifteenth transistor in the auxiliary module 140 . It should be noted that when bl and bl_b are output from the data latch PDL to the above module, the voltage value of one of bl and bl_b will drop slightly due to the data latch itself.
[0063] 2. When bl and bl_b are loaded to the drain of the first t...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 

