a flash chip
A chip and type of technology, applied in the direction of information storage, static memory, instruments, etc., can solve the problems of high production cost and low flexibility, and achieve the effect of saving chip cost and reducing production cost
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0040] refer to figure 1 , shows a structural block diagram of a Flash chip according to an embodiment of the present invention. In the embodiment of the present invention, the Flash chip may include multiple multiplexing interfaces 101 and multiple dedicated interfaces 102, figure 1 The ellipsis in indicates that there is at least one multiplexed interface between the shown two multiplexed interfaces, and there is at least one dedicated interface between the two shown dedicated interfaces.
[0041] Wherein, the multiplexing interface 101 is compatible with interfaces with corresponding functions in SPI-type NAND Flash and ONFI-type NAND Flash. The functions of some interfaces in SPI-type NAND Flash and ONFI-type NAND Flash are corresponding. For the interfaces corresponding to these functions in the above two types of NAND Flash, the same multiplexing interface can be used for multiplexing The two functions correspond to the interface, so the multiplexing interface can real...
Embodiment 2
[0046] refer to figure 2 , shows a schematic diagram of an interface of a Flash chip according to Embodiment 2 of the present invention. Such as figure 2 As shown, the Flash chip in the embodiment of the present invention may include a multiplexing power supply interface VCC, a multiplexing grounding interface VSS, a multiplexing chip enabling interface CE# (Chip Enable, chip enabling, before operating the chip, select this Chip can only be operated), multiplexed control interface SCLK / RE# (Read Enable, read enable, before reading data, make RE# valid), 4 multiplexed input and output interfaces IO0~IO3, dedicated write enable Interface WE# (Write Enable, write enable, WE# must be enabled before writing and fetching data), dedicated address latch enable interface ALE (Address Latch Enable, address latch enable, before inputting an address, must First set ALE enable in the mode register), special command latch enable interface CLE (Command Latch Enable, command latch enable,...
Embodiment 3
[0055] refer to Figure 5 , shows a schematic diagram of an interface of a Flash chip according to Embodiment 3 of the present invention. Such as Figure 5 As shown, the Flash chip in the embodiment of the present invention may include a multiplexed power supply interface VCC, a multiplexed ground interface VSS, a multiplexed chip enable interface CE#, a multiplexed control interface SCLK / RE#, and four multiplexed input and output interfaces IO0~IO3, dedicated write enable interface WE#, dedicated address latch enable interface ALE, dedicated command latch enable interface CLE, dedicated write protection interface WP#, dedicated status identification interface R / B# and 12 dedicated input and output Interface IO4~IO15.
[0056]Among them, multiplexed power supply interface VCC, multiplexed ground interface VSS, multiplexed chip enable interface CE#, multiplexed control interface SCLK / RE#, 4 multiplexed input and output interfaces IO0~IO3, dedicated write enable interface WE# ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


