Capacitor array digital-to-analog converter circuit for high-speed successive approximation analog-to-digital converter

A successive approximation type, analog-to-digital converter technology, applied in analog-to-digital conversion, code conversion, instruments, etc., can solve the problems of limiting the input signal bandwidth, increasing the power consumption of the reference circuit, etc., to reduce power consumption and reduce driving ability. , the effect of simplifying the design

Active Publication Date: 2018-04-06
CHINA ELECTRONIC TECH GRP CORP NO 38 RES INST
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the total input capacitance of the traditional capacitor array digital-to-analog converter with binary weights increases exponentially with the conversion accuracy, which severely limits the bandwidth of the input signal at high precision.
At the same time, when switching at the highest bit, due to the relatively large node capacitance, the input reference voltage needs to have a relatively large driving capability, which will seriously increase the power consumption of the reference circuit

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Capacitor array digital-to-analog converter circuit for high-speed successive approximation analog-to-digital converter
  • Capacitor array digital-to-analog converter circuit for high-speed successive approximation analog-to-digital converter
  • Capacitor array digital-to-analog converter circuit for high-speed successive approximation analog-to-digital converter

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0017] Such as figure 1 As shown, a capacitor array digital-to-analog converter circuit of a high-speed successive approximation analog-to-digital converter includes a fully differential non-binary weighted switched capacitor array 10, and its input terminals are respectively connected to the input signal VIP, the input signal VIN, the reference high Level VREFT and reference low level VREFB, its output end is connected with the input end of dynamic comparator 30 through sampling switch 20, the output end of dynamic comparator 30 outputs comparison result signal Yi to the input end of switch control logic generation circuit 40, The output terminal of the switch control logic generating circuit 40 outputs a plurality of switch control signals to the fully differential non-binary weighted switched capacitor array 10 . The switched capacitor array 10 with full differential non-binary weight is mainly to adjust the size of the converted analog quantity; the main function of the sa...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a capacitor array type digital to analog converter circuit of a high-speed successive approximation type analog to digital converter. The capacitor array type digital to analog converter circuit comprises a switching capacitor array of a full differential non-binary weight, the input end of the switching capacitor array is respectively connected to an input signal VIP, an input signal VIN, a reference high level VREFT and a reference low level VREFB, the output end of the switching capacitor array is connected with the input end of a dynamic comparator through a sampling switch, the output end of the dynamic comparator outputs a comparison result signal Yi to the input end of a switch control logic generating circuit, and the output end of the switch control logic generating circuit outputs a plurality of switch control signals to the switching capacitor array of the full differential non-binary weight. The capacitor array unit of the capacitor array type digital to analog converter circuit provided by the invention adopts a C-2C capacitor structure, and the total input capacitance under a sampling mode is a fixed constant value, so that the design of an input voltage buffer is simplified, and meanwhile the bandwidth of the input signals is expanded; the driving capacity of a differential reference circuit is greatly reduced, and thus the power consumption of the reference circuit is reduce to achieve the low power consumption demand of the entire circuit system.

Description

technical field [0001] The invention relates to the technical field of analog integrated circuit design, in particular to a capacitance array digital-analog converter circuit of a high-speed successive approximation analog-to-digital converter. Background technique [0002] With the development of advanced manufacturing process technology for integrated circuits, the semiconductor process has been developed to nodes below 20 nanometers. Advances in semiconductor technology have brought features such as low power supply voltage, low power consumption, high integration and small chip area to digital circuits. However, for analog circuits, the design of traditional devices has become more complex and difficult to implement. Therefore, it has become a research hotspot to convert as many functions as possible from the analog domain to the increasingly powerful digital domain in the circuit system. [0003] The analog-to-digital converter is the bridge and link between the digita...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & AuthorityPatents(China)
IPC IPC(8): H03M1/38
Inventor付秀兰孙金中郭锐高艳丽朱家兵
OwnerCHINA ELECTRONIC TECH GRP CORP NO 38 RES INST