Battery status monitoring circuit and battery device
A technology for monitoring circuit and battery status, applied in the field of battery status monitoring circuit, can solve the problems of limited charging method of chargers, difficult to calculate the internal resistance of secondary battery, etc., and achieve the effect of high-precision remaining power prediction
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 approach
[0026] figure 1 It is a block diagram of a battery device including the battery state monitoring circuit of the first embodiment. The battery device having the battery state monitoring circuit of the first embodiment includes a battery state monitoring circuit 11 , a secondary battery 101 , a capacitor 112 , and external terminals 131 and 132 connected to a charger or a load.
[0027] The secondary battery 101 has a positive terminal 106 and a negative terminal 107 . The secondary battery 101 can be represented as an equivalent circuit using a battery capacitance 102 , a resistance 103 , a resistance 104 , and a capacitance 105 .
[0028] The battery state monitoring circuit 11 includes a VDD terminal 116 , a VSS terminal 117 , a capacitor connection terminal 127 , an external connection terminal 128 , and an output terminal 129 .
[0029] The negative terminal 107 of the secondary battery 101 is connected to the VSS terminal 117 of the battery state monitoring circuit 11 ,...
no. 2 approach
[0051] image 3 It is a block diagram of a battery device including the battery state monitoring circuit of the second embodiment. Differences from the battery state monitoring circuit of the first embodiment will be described below.
[0052] The battery state monitoring circuit 111 further includes a constant current circuit 123 and a constant current circuit 124 . The arithmetic circuit 120 further includes a second output terminal and a third output terminal.
[0053] The constant current circuit 123 is connected between the VDD terminal 116 and the capacitor connection terminal 127, and the second output terminal of the arithmetic circuit 120 is connected to the control terminal. The constant current circuit 124 is connected between the capacitor connection terminal 127 and the VSS terminal 117, and the third output terminal of the arithmetic circuit 120 is connected to the control terminal.
[0054] Next, the operation of the battery state monitoring circuit of the sec...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


