The present invention provides a designing method for a high-frequency transistor, which includes a transistor section, a drain region, and a gate electrode, a source wiring line, a drain wiring line, and a gate wiring line, for optimizing wiring lines and contacts from voltage supplying nodes to electrode lead nodes. The method includes the steps of measuring a sensitivity to a high-frequency characteristic of the high-frequency transistor regarding coupling capacities between the wiring lines and coupling capacities between the wiring lines and the semiconductor substrate from among equivalent circuit parameters which vary in response to a configuration of the wiring lines and the contacts; deciding layered levels individually of the gate wiring line, source wiring line, and drain wiring line based on the measured sensitivities; and designing patterns of the gate wiring line, source wiring line, and drain wiring line in the individually decided layered levels and the positions and the sizes of the wiring lines and the contacts for connecting the wiring lines and the transistor section to each other.