Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Application method and system of load balancing in multi-core chip

A load balancing and application method technology, applied in the field of electronics, can solve problems such as the inability to reduce the load of multi-core chips, and achieve the effect of reducing the load and reducing the number of threads

Inactive Publication Date: 2016-12-21
李媛媛
View PDF2 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] Provides an application method of load balancing in multi-core chips, which solves the shortcomings of the prior art that the load reduction of multi-core chips cannot be realized

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Application method and system of load balancing in multi-core chip
  • Application method and system of load balancing in multi-core chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0025] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0026] refer to figure 1 , figure 1 A flow chart of an application method of load balancing in a multi-core chip provided by the first preferred embodiment of the present invention, the method is completed by an electronic chip, and the method is as follows figure 1 shown, including the following steps:

[0027] Step S101, detecting the load of each core and running threads;

[0028] Step S102, judging whether the load of the core exceeds a load threshold; ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides an application method and system of load balancing in a multi-core chip. The method comprises the following steps that the load and running threads of each core are detected; whether the load of the core exceeds a load threshold value or not is judged; if the load of the core exceeds the load threshold value, the number of the threads of the core is decreased. According to the technical scheme, the application method and system of load balancing in the multi-core chip have the advantage of effectively reducing the load.

Description

technical field [0001] The invention relates to the field of electronics, in particular to an application method and system for load balancing in multi-core chips. Background technique [0002] Chip, English is Chip; chipset is Chipset. A chip generally refers to the carrier of an integrated circuit, and is also the result of the design, manufacture, packaging, and testing of an integrated circuit. It is usually an independent whole that can be used immediately. The two words "chip" and "integrated circuit" are often used together. For example, in common discussion topics, integrated circuit design and chip design have the same meaning, and the chip industry, integrated circuit industry, and IC industry often have the same meaning. . In fact, the two terms are related as well as different. Integrated circuit entities often exist in the form of chips, because integrated circuits in a narrow sense emphasize the circuit itself, such as a phase-shift oscillator that is as sim...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F9/50
CPCG06F9/505G06F2209/5018
Inventor 李媛媛
Owner 李媛媛
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com