Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Hardware acceleration structure device and control method for general character string processing

A technology of hardware acceleration and acceleration structure, applied in electrical digital data processing, machine execution devices, program control design, etc., can solve problems such as low efficiency, and achieve the effects of easy integration, improved processing performance, and effective structural design.

Active Publication Date: 2021-12-03
北京中科睿芯科技集团有限公司
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, it leads to the inefficiency of current general-purpose processors in processing big data applications

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Hardware acceleration structure device and control method for general character string processing
  • Hardware acceleration structure device and control method for general character string processing
  • Hardware acceleration structure device and control method for general character string processing

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0046] like figure 1As shown, the string hardware acceleration structure device (Sting Accelerator) is set on the chip, adjacent to the memory controller and the on-chip Cache. For the string comparison operation (string compare), the corresponding acceleration processing structure is set in the adjacent memory controller (DDR Controller). The corresponding accelerated processing structure for string copy is set adjacent to the on-chip first-level Cache. The reason for doing this is: 1) the goal of this device is to design a general-purpose character string processing acceleration structure, which can be integrated in a general-purpose processor, so the structure needs to be integrated on-chip; 2) because this device is aimed at big data applications, The amount of data is huge. For example, Terasort is for terabyte-level data sorting. Therefore, the design principle of this device is to place the processing device as close as possible to the main memory, and the character s...

Embodiment 2

[0053] like figure 1 As shown, the present invention is based on a traditional processor system, and adds a string processing acceleration structure 104. The string comparison operation of the acceleration structure 104 is placed next to the storage controller 103, and by directly requesting data from the storage control 103, character string processing is performed. string processing. The character string copy of the acceleration structure 104 is placed next to the first-level Cache 102, and the character string is copied by reading the Cache line data from the first-level Cache 102. The acceleration structure 104 is controlled by the instructions issued by the pipeline of the processor core 101 , and writes the result of the operation back into the processor core 101 .

[0054] The following are the specific operation steps of each functional module:

[0055] like Figure 5 As shown, it is a string comparison operation accelerator. Character comparison operation steps: ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a hardware acceleration structure device for general-purpose character string processing. The hardware acceleration structure is integrated in a general-purpose processor, controlled by special-purpose string processing instructions from the pipeline, and writes calculation and processing results back In the pipeline, the hardware acceleration structure device includes: a character string comparison acceleration structure, which is arranged next to the storage controller, and directly requests the data in the memory from the storage controller to perform comparison operation processing; a character string copy acceleration structure, which is arranged at Next to the first-level cache, data is requested directly from the first-level cache, and each time data is requested, a cache line is used as the length unit for data processing. The invention can significantly improve the execution efficiency of string operations in big data applications.

Description

technical field [0001] The present invention relates to the field of big data application and hardware acceleration technology, in particular, to a hardware acceleration structure device and control method for general character string processing. Background technique [0002] With the sharp increase in the amount of data processed by big data applications, general-purpose processors are not efficient in processing big data applications with huge amounts of data. The main reason is that traditional general-purpose processors are originally designed for scientific computing applications. , emphasizing that data complex operations are greater than data access. The main feature of rapidly developing big data applications is data access, and data calculation is simple. Therefore, it leads to the inefficiency of current general-purpose processors in processing big data applications. [0003] In big data processing applications, character operations are the most basic type of ope...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F9/38G06F40/289
CPCG06F9/3867G06F40/289
Inventor 李文明叶笑春范东睿张浩王达吴冬冬
Owner 北京中科睿芯科技集团有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com