Unlock instant, AI-driven research and patent intelligence for your innovation.

Super-junction lateral double-diffused metal oxide semiconductor (SJ-LDMOS) device with partial buried layer

A device and epitaxial layer technology, applied in the field of SJ-LDMOS, can solve problems such as substrate-assisted depletion, achieve low on-resistance, and improve the effect of charge balance between columns

Inactive Publication Date: 2018-11-06
UNIV OF ELECTRONICS SCI & TECH OF CHINA
View PDF7 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] However, SJ (super-junction) is now mainly used in vertical devices, and the application in lateral power devices has not achieved the expected progress. The biggest problem encountered when introducing Super Junction technology into lateral power devices is that the SJ When the drift region is made on a low-resistivity substrate, the so-called "substrate-assisted depletion" effect will occur

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Super-junction lateral double-diffused metal oxide semiconductor (SJ-LDMOS) device with partial buried layer
  • Super-junction lateral double-diffused metal oxide semiconductor (SJ-LDMOS) device with partial buried layer
  • Super-junction lateral double-diffused metal oxide semiconductor (SJ-LDMOS) device with partial buried layer

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0019] Such as figure 1 As shown, a SJ-LDMOS device with a partially buried layer includes: a second conductivity type semiconductor substrate 1, a first conductivity type semiconductor lightly doped epitaxial layer 2 above the second conductivity type semiconductor substrate 1, a first There are a plurality of second conductivity type semiconductor columns 4 and first conductivity type semiconductor columns 3 alternately arranged in the y direction in the conductivity type semiconductor lightly doped epitaxial layer 2; the second conductivity type semiconductor columns 4 and the first conductivity type semiconductor columns 3 Satisfy the charge balance, that is, the total amount of donor impurities in the semiconductor pillars 3 of the first conductivity type is equal to the total amount of acceptor impurities in the semiconductor pillars 4 of the second conductivity type. The top of the first conductivity type semiconductor lightly doped epitaxial layer 2 also has a second c...

Embodiment 2

[0023]The difference between this embodiment and Embodiment 1 is that since the potential of the SJ-LDMOS device gradually decreases from the drain end along the x direction, it means that the closer to the drain end, the more serious the substrate-assisted depletion is. In order to improve the substrate-assisted depletion phenomenon caused by different potentials in the x direction, the buried layer 6 of the first conductivity type adopts gradual doping, that is, the doping concentration gradually decreases from the drain end along the x direction.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a super-junction double-diffused metal oxide semiconductor (SJ-LDMOS) device with a partial buried layer. Second conductive types of semiconductor posts and first conductive types of semiconductor posts are arranged in a first conductive type of semiconductor light-doping epitaxial layer and are alternatively arranged in a y direction, a second conductive type of semiconductor body region is arranged in the second conductive types of semiconductor posts and the first conductive types of semiconductor posts in a horizontal penetrating way, a first conductive type of buried layer is arranged at the top of one side of a second conductive type of semiconductor, a first conductive type of semiconductor drain region penetrates through the second conductive types of semiconductor posts and the first conductive types of semiconductor posts, and a first conductive type of buried layer is arranged below the first conductive types of semiconductor posts. By the second conductive types of semiconductor posts and the first conductive types of semiconductor posts, charge balance is achieved, the x-direction electric field is reduced, and lower conduction resistance is achieved; and meanwhile, the charge among the posts is not balanced by auxiliary consumption of the second conductive types of semiconductor substrates, and the charge balance among the posts is improvedby the first conductive type of buried layer at an alternative part.

Description

technical field [0001] The invention belongs to the technical field of power semiconductor devices, and in particular relates to a SJ-LDMOS (super-junction lateral double-diffused Metal Oxide Semiconductor) with a part of a first conductive type semiconductor buried layer. Background technique [0002] In the design of power MOS devices, breakdown voltage (BV) and specific on-resistance (R on,sp ) is very strict, with a basic 2.5 power relationship. This is what people often call the "silicon limit", which describes the limit relationship between specific on-resistance and breakdown voltage. This relationship between the two limits the application of MOS devices in the field of high voltage and high current. After years of development, the performance of power MOS devices is getting closer and closer to the limit of the silicon limit. If there is no way to break the limit of silicon, the improvement of the performance of power MOS devices will stagnate. Although there are ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L29/78H01L29/06
CPCH01L29/0623H01L29/0634H01L29/7816
Inventor 高巍宋炳炎胡玉芳任敏李泽宏张波
Owner UNIV OF ELECTRONICS SCI & TECH OF CHINA