Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Wafer processing method

A processing method and wafer technology, applied in metal processing equipment, manufacturing tools, machine tools suitable for grinding workpiece planes, etc., can solve problems such as poor productivity and time-consuming, and achieve the effect of simple alignment process

Pending Publication Date: 2019-03-15
DISCO CORP
View PDF7 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0013] However, in the alignment method described in the above publication, instead of the cutting tool for dicing, it is necessary to attach a wide cutting tool for edge trimming to the spindle to remove the sealing material on the outer peripheral portion of the wafer. It takes time and labor to replace the cutting tool and remove the sealing material on the outer peripheral part by edge trimming, and there is a problem of poor productivity

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Wafer processing method
  • Wafer processing method
  • Wafer processing method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0025] Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings. refer to figure 1 , shows a front perspective view of a semiconductor wafer (hereinafter, sometimes simply referred to as a wafer) 11 suitable for processing by the processing method of the present invention.

[0026] On the front surface 11 a of the semiconductor wafer 11 , a plurality of dividing lines (streets) 13 are formed in a grid pattern. Devices 15 such as ICs and LSIs are formed in each region partitioned by vertical dividing lines 13 .

[0027] There are a plurality of electrode bumps (hereinafter, sometimes simply referred to as bumps) 17 on the front surface of each device 15, and the wafer 11 has on its front surface: a device region 19, which is formed with a plurality of devices each having a plurality of bumps 17 15 ; and a peripheral remaining region 21 surrounding the device region 19 .

[0028] In the wafer processing method according to t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A wafer processing method is provided. The method includes a first cutting groove forming step of forming a first cutting groove having finished depth amount to thickness of a device chip by a first cutting tool along a dividing predetermined line from the front side of the wafer; a sealing step of sealing the wafer with a sealing material; a grinding step of grinding the wafer from the back sideof the wafer to the finished thickness of the device chip to expose the sealing material in the first cutting groove; an alignment step of detecting an alignment mark through the sealing material fromthe front side of the wafer by using a visible light imaging member, and detecting a to-be-cut dividing predetermined line according to the alignment mark; and a dividing step of cutting the sealingmaterial in the first cutting groove by a second cutting tool from the front side of the wafer along the dividing predetermined line, to divide the wafer into respective device chips surrounded by thesealing material on a front surface and four side surfaces, and the region photographed by the visible light imaging member is obliquely irradiated with light by an inclined light member while the alignment process is performed.

Description

technical field [0001] The invention relates to a wafer processing method, and the wafer is processed to form a 5S mold package. Background technique [0002] As a structure to achieve miniaturization and high-density mounting of various devices such as LSI and NAND flash memory, for example, a chip size package (CSP) in which device chips are packaged in chip sizes has been put into practical use, And it is widely used in mobile phones, smart phones, etc. In addition, among these CSPs, in recent years, a CSP that seals not only the front surface of a chip but also the entire side surface of a chip with a sealing material, that is, a so-called 5S molded package, has been developed and put into practical use. [0003] Conventional 5S molded packages are produced through the following steps. [0004] (1) External connection terminals called devices (circuits) and bumps are formed on the front surface of a semiconductor wafer (hereinafter, sometimes roughly referred to as a w...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/78H01L21/68
CPCH01L21/681H01L21/78B24B7/04H01L21/304H01L21/67092H01L23/544H01L23/3114H01L21/561H01L21/6836H01L2221/68327H01L2223/54426B24B7/228H01L21/3043
Inventor 铃木克彦伴祐人
Owner DISCO CORP
Features
  • Generate Ideas
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More