Performance analysis method, device and equipment and storage medium

An analysis method and performance technology, applied in the field of chip performance analysis, can solve problems such as high professional requirements and the inability of comprehensive analysis by chip performance analyzers, and achieve the effect of comprehensive analysis, rational use, and overcoming single information

Active Publication Date: 2019-06-14
上海燧原智能科技有限公司 +1
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The chip performance analyzer itself cannot comprehensively analyze this information, and often has high professional requirements for users who perform performance analysis

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Performance analysis method, device and equipment and storage medium
  • Performance analysis method, device and equipment and storage medium
  • Performance analysis method, device and equipment and storage medium

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0038] figure 1 It is a schematic flow chart of a performance analysis method provided by Embodiment 1 of the present invention. This embodiment is especially suitable for situations where a comprehensive analysis of chip performance is required. This method can be performed by a performance analysis device, which can be implemented by software and and / or hardware, and generally can be independently configured in a terminal or a server to implement the method of this embodiment.

[0039] Such as figure 1 As shown, the method in this embodiment may specifically include:

[0040] S110. Configure working parameters of multiple performance counters in the target chip.

[0041] In the embodiment of the present invention, the working parameters may include at least one of parameters such as working mode, counting start time, counting end time, events to be counted, and counting increase mode. Optionally, the working mode may include an independent counting mode or a parallel coun...

Embodiment 2

[0061] figure 2 It is a schematic flowchart of an optional example of a performance analysis method provided in Embodiment 2 of the present invention. like figure 2 As shown, the performance analysis method of this embodiment may specifically include:

[0062] S210. Configure at least one performance counter in the performance counter unit of the current hardware module in the target chip.

[0063] Wherein, the target chip includes multiple hardware modules. When configuring the performance counter, the performance counter unit of the hardware module can be used as a unit to configure one or more performance counters in the performance counter unit.

[0064] Configuring at least one performance counter in the performance counter unit in the current hardware module in the target chip includes: configuring the working parameters of each performance counter in the performance counter unit in the hardware module before configuring the hardware module according to the events t...

Embodiment 3

[0083] image 3 It is a schematic structural diagram of a performance analysis device provided in Embodiment 3 of the present invention. The performance analysis device of this embodiment is especially suitable for situations where a comprehensive analysis of chip performance is required. The device can be implemented by means of software and / or hardware. implementation, and generally can be independently configured in a terminal or server to implement the performance analysis method of the embodiment of the present invention. Such as image 3 As shown, the performance analysis device in this embodiment may include: a parameter configuration module 310 , an event statistics module 320 and a performance analysis module 330 .

[0084] Among them, the parameter configuration module 310 is configured to configure the working parameters of multiple performance counters in the target chip, wherein at least two performance counters in the multiple performance counters have a cascading...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The embodiment of the invention discloses a performance analysis method, device and equipment and a storage medium. The performance analysis method comprises the following steps of configuring the working parameters of a plurality of performance counters in the target chip, wherein at least two performance counters in the plurality of performance counters have a cascade relationship, and the counting start time and / or the counting end time of the post-stage performance counters are / is determined by the counting state of the associated pre-stage performance counters; counting a plurality of events to be counted of the target chip through a plurality of performance counters to obtain counting data; and acquiring counting data of at least one performance counter, and analyzing the performanceof the target chip according to the counting data. According to the technical scheme, the logic combination between the performance counters can be achieved, the defect that an existing performance analysis tool is single in information is overcome, and the comprehensive analysis on chip performance is achieved.

Description

technical field [0001] Embodiments of the present invention relate to the technical field of chip performance analysis, and in particular, to a performance analysis method, device, equipment, and storage medium. Background technique [0002] With the development of the chip industry, especially after the emergence of a large number of artificial intelligence-specific acceleration chips, the increasingly complex chip design has made chip developers more urgent for chip performance analysis, and at the same time, the difficulties encountered in performance analysis have also become greater. [0003] Existing chip performance analyzers usually obtain a small amount of performance information of each hardware module based on performance counters, and provide all of the performance information to users. The user checks and analyzes the performance information based on experience to analyze the performance of the chip. The chip performance analyzer itself cannot comprehensively a...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/26
Inventor 郭永磊
Owner 上海燧原智能科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap