Multi-chip packaging structure applied to power conversion devices and packaging frame array
A multi-chip packaging and power conversion technology, which is applied in the direction of circuits, electrical components, and electric solid devices, can solve the problems of reducing the volume of power conversion devices, difficult to meet safety distances and heat dissipation, and reducing the cost of power conversion devices. Effect of heat dissipation, improvement of integration, and flexible selection
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0072] figure 1 is a schematic diagram of a multi-chip packaging structure in Embodiment 1 of the present invention, figure 2 It is a structural schematic diagram of the packaging frame of the multi-chip packaging structure in Embodiment 1 of the present invention. combine figure 1 and figure 2 As shown, the multi-chip packaging structure includes: a packaging frame 100 and a first chip 210 , a second chip 220 and a third chip 230 packaged on the packaging frame 100 .
[0073] specific reference figure 2 As shown, the packaging frame 100 includes a plurality of base islands and a plurality of pins. Wherein, the plurality of pins are arranged on both sides of the base island. Wherein, the plurality of pins include a first type pin P1 and a second type pin P2, and the first type pin P1 is contact-connected to the base island (that is, the first type pin P1 is connected to The base islands are directly connected), and each base island may be provided with the first type ...
Embodiment 2
[0113] The diode in the first embodiment is based on the anode substrate, and the difference from the first embodiment is that the diode in this embodiment is based on the cathode substrate. The following is attached image 3 , the encapsulation structure in this embodiment will be described in detail.
[0114] image 3 It is a schematic diagram of the multi-chip packaging structure in Embodiment 2 of the present invention, such as image 3 As shown, the cathode of the diode in the third chip 230 is attached to the third base island 130 through conductive glue (for example, negative glue or solder paste, etc.), so as to be electrically connected to the third base island 130 , at this time, it can be considered that the third pin P13 directly connected to the third base island 130 constitutes a cathode pin. It should be recognized that during the working process of the diode on the third base island 130 , the cathode of the diode will generate a lot of heat, which can be dis...
Embodiment 3
[0123] In the packaging structure provided by the above embodiments, the boundaries of the whole formed by the first base island, the second base island and the third base island are aligned. The difference from the above embodiment is that in this embodiment, the end of the third base island away from the drain pin can be protruded relative to the second base island; or, the second base island can also be made to correspond to the drain pin. One end of the pole pin protrudes relative to the first base island; or, it is a combination of the above two situations, so that the first base island, the second base island and the third base island are dislocated.
[0124] Figure 4 It is a schematic diagram of the multi-chip packaging structure in Embodiment 3 of the present invention, specifically refer to Figure 4 As shown, in this embodiment, the end of the third base island 130 away from the drain pin (ie, the second pin P12 ) protrudes relative to the second base island 120 . ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


