Rapid method for designing DDR wiring by LAYOUT

A wiring and fast technology, applied in computing, instrumentation, electrical digital data processing, etc., can solve problems such as unstable signals, poor reading and writing quality, and endless repetition

Pending Publication Date: 2019-12-24
GUIZHOU BROADCASTING & TV INFORMATION NETWORK
View PDF11 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] When LAYOUT engineers design with a large commonality, if they follow the way of redesigning their own wiring, it may lead to repeated simulation work, an...

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Rapid method for designing DDR wiring by LAYOUT

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0012] Example 1. If figure 1 As shown, a quick method for LAYOUT to design DDR wiring, which includes the following steps:

[0013] S1: In the PCB drawing software, select the wires, corners, vias and stitching holes in the DDR to copy the same state of the origin, and import it into the multiplexed file library in the reu format file; S2: PCB with the same layout direction In the method of importing modules, the above-mentioned reu format files are called out from the multiplexed file library as a whole; S3: Insert the reu format files into the PCB DDR package in the form of modules according to the coordinates of the origin, and then use the disperse command to The reu format file is broken up into an editable reuse file, and the editable wires, corners, vias or stitching holes in the reuse file are respectively placed on the required wiring positions. The PCB drawing software is PADS software.

[0014] Through this method: improve the improper mistakes in the design, and ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a rapid method for designing DDR (Double Data Rate) wiring by LAYOUT. The method comprises the following steps of: S1, in PCB (Printed Circuit Board) drawing software, selecting a lead, a corner, a via hole and a sewing hole in a DDR to copy the same state of an original point, and importing a file in a reu format into a multiplexed file library; S2, in the PCB with the consistent layout direction, integrally calling out the file in the reu format from the multiplexed file library through a module importing method; S3, sleeving the file in the reu format into the PCB DDR package in a module form according to an original point coordinate mode; then the file in the reu format is scattered into an editable reuse file through a scattering command, and editable wires, corners, via holes or sewing holes in the reuse file are placed in the needed wiring positions respectively. According to the invention, the wiring efficiency is improved, and the complete operation fluency of the DDR signal of the circuit board can be ensured.

Description

technical field [0001] The invention relates to a quick method for LAYOUT to design DDR wiring, and belongs to the technical field of LAYOUT design. Background technique [0002] In the design process of modern high-speed digital circuits, layout engineers will inevitably deal with DDR. DDR also known as DDR SDRAM (Double Speed ​​Synchronous Dynamic Random Access Memory) has become the memory technology of choice today. The operating frequency of DDR is very high, therefore, the LAYOUT of DDR has become a very critical issue. In many cases, the wiring of DDR directly affects the signal integrity. At present, the speed of DDR2 is as high as 800Mbps, or even higher, such as 1066Mbps, and the speed of DDR3 is as high as 1600Mbps. From the perspective of these data and PCB design, it is necessary to strictly carry out wiring design and strictly follow the required rules to meet the signal integrity. Many factors need to be considered here, and all signals will interfere with e...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F17/50
Inventor 程依依高亮曾敬鸿
Owner GUIZHOU BROADCASTING & TV INFORMATION NETWORK
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap