Side suppression neuron circuit based on ferroelectric transistor FeFET

A technology of ferroelectric transistors and neurons, applied in biological neural network models, climate sustainability, energy-saving computing, etc. The method is simple and the effect of the leakage function is realized

Active Publication Date: 2020-06-16
PEKING UNIV
View PDF13 Cites 6 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

At present, in terms of the hardware implementation of neuromorphic computing, many research institutions and enterprises have developed a variety of neuromorphic chips. Mainly based on traditional CMOS circuit construction, there are problems such as large hardware overhead and high circuit energy consumption, which is not conducive to high-density and large-scale integration, and may cause the network to

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Side suppression neuron circuit based on ferroelectric transistor FeFET

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0015] The present invention will be further elaborated below through specific embodiments in conjunction with the accompanying drawings.

[0016] Such as figure 1 As shown, the present embodiment is based on HfO Doped with Zr (HZO) The side inhibitory neuron circuit realized by the ferroelectric transistor FeFET includes capacitance C mem , reset tube M 1 , Positive feedback tube M 2 , Two-stage series inverter I 1 and I 2 ; Among them, the ferroelectric transistor FeFET is an N-type FeFET device, used to realize the side suppression function, and the drain terminal is connected to the input terminal V of the first-stage inverter mem Connected, the source is connected to GND, the gate is connected to the neuron N 1 Neuron N with the same structure 2 The input terminal of the first-stage inverter N 2 V mem ; Capacitance C mem It is used to simulate the cell membrane capacitance of biological neurons, accumulating the charge brought by the input post-synaptic current ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a side suppression neuron circuit based on a ferroelectric transistor FeFET. The side suppression neuron circuit comprises a capacitor, a reset tube, a positive feedback tube, atwo-stage series inverter and a ferroelectric transistor. The capacitor is used for simulating cell membrane capacitance of biological neurons and accumulating charges brought by input post-synapticcurrent; the reset tube is an N-type MOSFET device and provides a reset path for charges accumulated on the capacitor. The positive feedback tube is a P-type MOSFET device, and charges are supplemented to the capacitor when the input of the first-stage inverter is close to the logic threshold level of the first-stage inverter; the two-stage series inverter consists of two groups of complementary CMOS (Complementary Metal-Oxide-Semiconductor Transistor) and plays a role in amplifying the voltage change of the input end, and pulses are generated at the output end of the two-stage series inverter; the ferroelectric transistor is an N-type FeFET device and is used for simulating a side inhibition function of a biological neuron. According to the invention, hardware overhead can be significantly reduced; meanwhile, the basic characteristics and advanced functions of biological neurons are highly simulated.

Description

technical field [0001] The invention relates to the physical realization of side-inhibitory neurons in neuromorphic computing, in particular to a side-inhibition neuron circuit based on ferroelectric transistor FeFET. Background technique [0002] With the vigorous development of information technology, human society has entered the era of "data explosion", and the annual exponential growth of data volume has brought unprecedented pressure on data processing and calculation. Due to the characteristics of the traditional von Neumann computing architecture, which separates storage and computing, the transmission of data between the storage unit and the computing unit will cause a lot of waste of power consumption and energy consumption. In today's information society and even the intelligent society, there is a huge amount of data In this context, this problem will become more and more serious. [0003] Inspired by the computing model of the human brain, the researchers propo...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06N3/063
CPCG06N3/065Y02D10/00
Inventor 黄如刘姝涵黄芊芊陈诚蔡一茂
Owner PEKING UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products