MOS transistor array type multi-system and decimal bit weight multiplier

A MOS tube and multiplier technology, which is applied in the field of MOS tube array multi-ary and decimal bit weight multipliers, can solve the problems of slow development and achieve the effect of effective hardware support

Pending Publication Date: 2020-09-01
胡五生
View PDF2 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] So far all computers and their related digital systems are binary. Although multi-valued computing has many advantages, it develops very slowly because there is no key hardware to support multi-valued computing. It can be said that multi-valued computers, especially decimal The realization of computer is almost zero, in view of this situation, the present invention propo

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • MOS transistor array type multi-system and decimal bit weight multiplier
  • MOS transistor array type multi-system and decimal bit weight multiplier
  • MOS transistor array type multi-system and decimal bit weight multiplier

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0076] refer to figure 2 , image 3 , using the circuits of four patent applications 201711119713.x "Quantitative Logic Multi-ary Arithmetic Operator Fuyi Fractal Integrated Unit Circuit" as the basic unit, the MOS tubes of the logic operation part of each unit are arranged in a square array to form the following A 2×2 square matrix based on base 2, the row line of the square matrix is ​​composed of the gates of the MOS transistors on the same row connected to each other, and the column line of the square matrix is ​​composed of the drains of the MOS transistors on the same column. , the 2 row lines of the square matrix are used as the bit weight input terminals of one group of bit weight inputs, and the 2 column lines of the square matrix are used as the bit weight input terminals of another group of input. The output is the source of each MOS transistor, and each source output mark is arranged with the number of the bit weight line to which the gate and drain of the MOS tra...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The MOS transistor array type multi-system and decimal bit weight multiplier is composed of three parts, namely a logic operation part, a fractal control part and a meaning bearing connection part, the logical operation part undertakes all logical operations of the input information; the fractal control part is used for output isolation and instruction distribution; the bearing connecting part isused for connecting the instruction marks to the corresponding output bit weight lines according to operation requirements and results; the logic operation part and the fractal control part are formedby connecting a multi-system arithmetic operator assignment fractal integrated unit circuit of quantification logic of patent application 20171111971. X; the composition scales of the MOS transistorarray type multi-valued bit weight full and controller is different following with the different used carry systems at will, the binary system has two paths of bit weight inputs and four groups of instruction fractal isolation outputs, the ternary system has two paths of bit weight inputs and nine groups of instruction fractal isolation outputs, and the quaternary system has two paths of bit weight inputs and sixteen groups of instruction fractal isolation outputs.

Description

technical field [0001] The present invention relates to the field of computer technology, in particular to the realization of one of the basic hardware of a multi-valued computer "MOS tube array multi-ary and decimal bit weight multiplier" [0002] technical background [0003] So far all computers and their related digital systems are binary. Although multi-valued computing has many advantages, it develops very slowly because there is no key hardware supporting multi-valued computing. It can be said that multi-valued computers, especially decimal The realization of computer is almost zero, in view of this situation, the present invention proposes a kind of simple and effective multi-value calculation implementation circuit, especially the effective method of ten-value calculation and realizes multi-value, especially ten-value addition and subtraction with binary hardware , Multiplication, division arithmetic operations and key circuits of logic operations are called "quantiz...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F7/491G06F7/523
CPCG06F7/4915G06F7/523
Inventor 胡五生
Owner 胡五生
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products