Decoding circuit and chip
A decoding circuit and level technology, applied in circuit devices, battery circuit devices, current collectors, etc., can solve the problems of poor error correction and communication distance communication signal adaptability, heavy MCU calculation burden, etc., so as to reduce the calculation burden and solve the problem of calculation The effect of the heavy load and the elimination of the influence of the communication signal
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0040] Please refer to Figure 1 to Figure 2 ,in, figure 1 is a schematic structural diagram of a decoding circuit according to Embodiment 1 of the present invention; figure 2 It is a schematic diagram of the waveform of the decoding circuit of Embodiment 1 of the present invention under a signal.
[0041] Such as figure 1 As shown, this embodiment provides a decoding circuit, including a charging and discharging unit 100, a capacitor 200, and a conversion unit 300 connected in sequence, wherein,
[0042] The charging and discharging unit 100 is configured to charge the capacitor 200 when receiving a first level, and discharge the capacitor 200 when receiving a second level; wherein, charging the capacitor 200 with any The ratio of the total duration consumed by the electricity to the total duration consumed by the capacitor 200 to release the same electricity is a preset value;
[0043] The conversion unit is configured to output a third level when the voltage of the cap...
Embodiment 2
[0064] Please refer to Figure 3 to Figure 5c ,in image 3 is a schematic circuit diagram of a decoding circuit according to Embodiment 2 of the present invention; Figure 4 It is a schematic diagram of the output waveform of the decoding circuit in Embodiment 2 of the present invention under the communication signal without interference; Figure 5a It is a schematic diagram of the output waveform of a software decoding scheme under a communication signal with interference; Figure 5b It is a schematic diagram of the output waveform of the decoding circuit in Embodiment 2 of the present invention under the interference communication signal; Figure 5c yes Figure 5b The partially enlarged schematic diagram of part A in the middle.
[0065] As shown in the figure, this embodiment provides a decoding circuit, the decoding circuit includes a charging and discharging unit 100, a capacitor 200, a conversion unit 300, a first reference unit 400 and a second reference unit 500, t...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


