EFM signal frame period detecting circuit, and system for controlling frequency of bit synchronizing clock signal used for reproducing the EFM signal
A technology of frame period and signal frame, applied in the circuit field of bit synchronous clock signal
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0017] Embodiments of a system for controlling the frequency of a bit-synchronized clock signal for reproducing an EFM signal according to the present invention will now be described with reference to the accompanying drawings.
[0018] refer to figure 2 , according to the first embodiment of the system for controlling the frequency of the bit synchronous clock signal used for replaying EFM signals comprising an EFM signal frame period detection device 1, which receives an EFM signal 10 to generate a frame period signal 11 A bit synchronous clock signal generator 2 for generating a bit synchronous clock signal 21; A frequency control device 3, for receiving EFM signal 10, the frame period signal 11 output from EFM signal frame period detection device 1, and in The bit synchronous clock signal 21 produced in the bit synchronous clock signal generator 2, and output a frequency rise-fall control signal 31 to the bit synchronous clock signal generator 2; And one receives the EFM s...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 