Store to load forwarding predictor with untraining
A predictor, storage memory technology
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0026] Processor Summary
[0027] see now figure 1 , a block diagram of an embodiment of a processor 10 is shown in the figure. Other embodiments are also possible and contemplated. exist figure 1 In the illustrated embodiment, processor 10 includes an instruction line predictor 12, an instruction cache (I-cache) 14, an alignment unit 16, a branch prediction / fetch PC generation unit 18, a plurality of decode units 24A-24D, a predictor miss decoding unit 26, a microcode unit 28, a mapping unit 30, a retirement queue 32, an architecture rename file 34, a future file 20, a scheduler 36, an integer Register file 38A, a floating point register file 38B, an integer execution core 40A, a floating point execution core 40B, a load / store unit 42, a data cache (D cache) 44, an external interface unit 46, and a PC storage area 48 . Instruction line predictor 12 is coupled to predictor miss decode unit 26 , branch prediction / fetch PC generation unit 18 , PC store 48 , and alignmen...
PUM

Abstract
Description
Claims
Application Information

- R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com