Flat display panel with the same signal delay and signal line structure thereof
A flat display and signal line technology, applied to static indicators, identification devices, instruments, etc., can solve the problem of waste of cost in process conditions
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 example
[0023] Please also refer to Figure 2A and Figure 2B , Figure 2A is a schematic diagram of a signal line group used in a flat display panel according to a first embodiment of the present invention, Figure 2B is along Figure 2A Sectional view of section line 2B-2B'. The flat display panel 200 is driven by a signal output device 204 (data driver or gate driver). The flat display panel 200 is, for example, a liquid crystal display panel, including: a substrate 202, a pixel area 206, and a signal line group 208; the signal line group 208 includes several main signal lines and auxiliary signal lines. Please refer to Figure 2B , the main signal line is formed by the first metal material 210 and arranged in parallel on the substrate 202 , and the auxiliary signal line is formed by the second metal material 212 and arranged substantially parallel to the main signal line. The signal output device 204 is electrically connected to the first metal material 210, the signal outpu...
no. 2 example
[0031] Please refer to Figure 3A , which is a schematic diagram of the signal line group used in the flat display panel of the second embodiment. The signal line group 308 includes: a first main signal line 308a, a second main signal line 308b, a first auxiliary signal line 322 having a first line segment 371a and a second line segment 371b, a first auxiliary signal line 322 having a third line segment 371c and a fourth line segment 371d The second auxiliary signal line 326, the two first through holes 323a and 323b, and the two second through holes 324a and 324b. In this embodiment, the first path is formed by electrically connecting the first main signal line 308a, the first line segment 371a, the second line segment 371b and the two first through holes 323a and 323b. The second path is formed by electrically connecting the second main signal line 308b, the third line segment 371c, the fourth line segment 371d and the two second through holes 324a and 324b. The second emb...
no. 3 example
[0034] Please also refer to Figure 4A , Figure 4B , Figure 4A It is a schematic diagram of the signal line group used in the flat display panel of the third embodiment. Figure 4B is along Figure 4A The sectional view of section line 4B-4B'. Different from the first embodiment, the third embodiment further includes a first ITO (Indium Tin Oxide, ITO) signal line 414a and a second ITO signal line 414b, which are respectively arranged on the first main signal line 414a. The line 408a is above the two first through holes and the second main signal line 408b is above the two second through holes. The first ITO signal line 414a and the second ITO signal line 414b are connected to the first main signal line 408a, The first auxiliary signal line 422 is electrically connected to the second main signal line 408 b and the second auxiliary signal line 426 . That is, the first path of this embodiment includes: the first main signal line 408a, the first auxiliary signal line 422,...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 