Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Machine instruction for enhanced control of multiple virtual processor systems

a virtual processor and machine instruction technology, applied in the field of electronic systems, can solve the problems of reducing the overall processor efficiency, wasting otherwise usable cycles of the physical processor, and limiting the thread switching process in these experimental mvp systems, so as to facilitate the improvement of the processor efficiency and clean and efficient

Inactive Publication Date: 2005-05-19
INFINEON TECH AG
View PDF6 Cites 100 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The present invention is about a method for improving the efficiency of MVP systems by using a special machine instruction called YIELD. This instruction allows a user to trigger a thread change, which means the thread surrenders control of the physical processor to an idle thread. This results in faster processing because the idle thread is executed instead of the stalled thread. The YIELD instruction is a clean and efficient way to remove a stalled thread from contention for the physical processor and allow an idle thread to take exclusive control.

Problems solved by technology

The technical problem addressed in this patent is how to efficiently remove a stalled virtual processor from contention for the physical processor in a multiple virtual processor system, and allow other idle virtual processors to take exclusive control of the physical processor until a condition on the removed virtual processor is satisfied.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Machine instruction for enhanced control of multiple virtual processor systems
  • Machine instruction for enhanced control of multiple virtual processor systems
  • Machine instruction for enhanced control of multiple virtual processor systems

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0017] The concepts of multi-threading and multiple virtual processing are known in the processor art, and generally refer to processor architectures that utilize a single physical processor to serially execute two or more “virtual processors”. The term “virtual processor” refers to a discrete thread and physical processor operating state information associated with the thread. The term “thread” is well known in the processor art, and generally refers to a set of related machine (program) instructions (i.e., a computer or software program) that is executed by the physical processor. The operating state information associated with each virtual processor includes, for example, status flags and register states of the physical processor at a particular point in the thread execution. For example, an MVP system may include two virtual processors (i.e., two threads and two associated sets of operating state information). When a first virtual processor is executed, its associated operating ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A multiple virtual processor (MVP) system using a special “YIELD” machine instruction inserted into a thread (virtual processor) at a selected point to trigger an immediate thread change (i.e., transfer of physical processor control to another thread). When the physical processor processes a YIELD instruction, the task thread surrenders control of the physical processor, and an otherwise idle thread is selected by a thread scheduling mechanism of the MVP system for loading into the physical processor. In one embodiment, the YIELD instruction includes an input operand that identifies the hardware signal on which the issuing thread intends to wait, and a result operand indicating the reason for reactivation.

Description

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Owner INFINEON TECH AG
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com