Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Methods for manufacturing capacitors for semiconductor devices

a manufacturing method and semiconductor technology, applied in the direction of capacitors, semiconductor devices, electrical apparatus, etc., can solve the problems of increasing fabrication costs and complexity, difficult to simplify the fabrication of eml, and generally not compatible with the fabrication process of more planar logic circuits, etc., to achieve the effect of producing more simply and less expensiv

Inactive Publication Date: 2007-03-29
KIM DONG WOO +1
View PDF9 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

[0013] The present invention provides capacitors for semiconductor devices that are both adequate for incorporation in EML semiconductor devices and may be produced more simply and less expensively.
[0014] The present invention also provides methods for fabricating capacitors for semiconductor devices that allow for fabricating EML semiconductor devices more simply and / or less expensively.

Problems solved by technology

However, as a result of the relatively extreme height h1 of the lower electrode 50, DRAM fabrication processes are generally not compatible with those of more planar logic circuits.
As a result, attempts to combine these processes makes it difficult to simplify the fabrication of EML semiconductor devices, and this may actually increase the fabrication costs and complexity.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Methods for manufacturing capacitors for semiconductor devices
  • Methods for manufacturing capacitors for semiconductor devices
  • Methods for manufacturing capacitors for semiconductor devices

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0029] The present invention is described more fully below with reference to the accompanying drawings in which preferred embodiments of the invention are shown. The invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth or illustrated herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. It will also be understood that when a layer is referred to as being “on” another layer or substrate, it can be directly on the other layer or substrate, or intervening layers may also be present.

[0030] The present invention relates to embedded memory logic, (EML), semiconductor devices in which capacitors for logic circuits and cell capacitors for DRAMs comprise similar structures on a single device. As a result of similariti...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Capacitors for semiconductor devices and methods of fabricating such capacitors are provided The disclosed capacitor comprises an interlayer dielectric layer (ILD) pattern having an opening exposing a portion of the underlying semiconductor substrate, a silicide pattern formed on the exposed substrate, and a lower electrode covering an inner wall and bottom of the opening. A dielectric layer is formed on the lower electrode, and an upper electrode is disposed on the dielectric layer. The dielectric layer preferably comprises a high k-dielectric layer such as tantalum oxide. The disclosed method comprises forming an ILD pattern with an opening that exposes a portion of a semiconductor substrate forming an optional silicide pattern on the exposed substrate, forming a lower electrode on the inner wall of the opening and sequentially forming a dielectric layer and an upper electrode on the resulting structure.

Description

RELATED APPLICATION [0001] This application claims priority from Korean Patent Application No. 2002-06436, filed on, Feb. 5, 2002, the contents of which are herein incorporated by reference in their entirety. [0002] 1. Field of the Invention [0003] The present invention relates to semiconductor devices and methods of fabricating such devices. More specifically, the present invention is directed to semiconductor devices having utilizing a metal-insulator-metal (MIM) capacitor structure (hereinafter referred as an MINI capacitor), and methods of fabricating the same. [0004] 2. Background of the Invention [0005] To reduce fabrication costs of semiconductor devices, it is necessary to increase the level of integration of the semiconductor devices and minimize the number of fabricating steps. In the meantime, as portable electronic devices like cellular phones, camcorders, and game machines have become popular, a need for embedded memory logic (EML) semiconductor devices having both memo...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): H01L27/108H01L27/04H01L21/02H01L21/822H01L21/8242
CPCH01L27/10808H01L28/91H01L27/10855H10B12/31H10B12/0335H01L27/04
Inventor KIM, DONG-WOOOH, JAE-HEE
Owner KIM DONG WOO
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products