Metal layer and insulation layer alignment error electricity testing structure in micro-electromechanical device process

A technology for alignment error and test structure, applied in microstructure technology, microstructure devices, piezoelectric/electrostrictive/magnetostrictive devices, etc., can solve problems such as alignment error extraction, achieve consistent measurement methods, and test The effect of simple method and simple test equipment

Inactive Publication Date: 2010-01-13
SOUTHEAST UNIV
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

At present, electrical parameters, geometric dimension parameters and errors can be extracted by electrical methods, but registration errors cannot be extracted by electrical methods

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Metal layer and insulation layer alignment error electricity testing structure in micro-electromechanical device process
  • Metal layer and insulation layer alignment error electricity testing structure in micro-electromechanical device process
  • Metal layer and insulation layer alignment error electricity testing structure in micro-electromechanical device process

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] see figure 1 , the test structure graph of the error of the pattern of the metal layer to the pattern of the insulating layer is given, and the cross-sectional structure of the structure is also given in the figure. In the test structure, 101 and 105 are two rectangular semiconductor conductive materials, which provide resistance characteristics and are used to assist measurement. In the MEMS process, the material can be polysilicon, and their lower layer is an insulating layer material 109, usually silicon nitride. 102 is a trapezoidal hole structure, which is a hole opened on the insulating layer 108, so that another semiconductor conductive layer below is exposed, and presents a trapezoidal window pattern, and the slope angle of the trapezoidal hypotenuse is α. Similar to 102 , 104 is also a hole, which is a rectangular window pattern on an insulating layer 108 . 103, 106 and 107 are strip-shaped metal layer materials. 110 is a silicon substrate material.

[0015...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to an electricity test structure for metal layer and insulation layer graphics alignment error in processing of micro-electro-mechanical system components. A metal layer is taken as the base layer to design an alignment error test structure; in the structure, a semiconductor layer includes two rectangular semiconductors which are separated and arranged in parallel, and made of the same material; the positions on a lower insulation layer respectively corresponding to the two semiconductors are provided with a trapezoidal and a rectangular windows, which contact with the semiconductor layer; the connected metal layer formed includes two paralleled metal bars with spacing, one of which is vertically covered on an upper and a lower bottom sides of the trapezoidal window as well as two long sides of the rectangular window, and the other is covered on the obtuse angle part of the trapezoidal window and two long sides of the rectangular window, and cut off in the separation area between the two semiconductors; the two metal bars and the semiconductors between the metal bars form a resistance with connecting wires; when relative deflection exists between the metal layer graphics and the insulation layer graphics, the testing resistance changes, and the error of the metal layer and insulation layer graphics alignment deflection can be obtained.

Description

technical field [0001] The invention relates to a micro-electromechanical system (MEMS) device processing technology, in particular to an electrical test structure for the alignment error of a metal layer and an insulating layer in the processing of a micro-electromechanical device, belonging to the fields of electricity and semiconductors. Background technique [0002] There are many layers of materials in microelectromechanical systems (MEMS) device processing, including both conductive layer materials and insulating layer materials. There is an overlay alignment problem among these material layer patterns, that is, there is a requirement that subsequent material layer patterns be aligned with previous material layer patterns. [0003] The traditional overlay alignment is to adopt the method of mutual nesting of large and small graphics, that is, to design the same graphics of different sizes on different layers with registration requirements, such as "ten" graphics, and a...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): B81C5/00G01B7/00B81C99/00
Inventor 李伟华钱晓霞
Owner SOUTHEAST UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products