Method and device for calibrating sleep clock of TD-SCDMA terminal

A TD-SCDMA, clock calibration technology, applied in synchronization devices, selection devices, advanced technologies, etc., can solve the problems of short sleep time of terminals, adverse effects of standby time, etc., to reduce the average duration, prolong the actual sleep time, The effect of reducing the number of times

Inactive Publication Date: 2007-12-19
ST ERICSSON SEMICON BEIJING
View PDF0 Cites 20 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the existing technology, calibration is performed once in each DRX cycle, and the duration of each calibration is a long fixed value, which makes the actual sleep time of the terminal shorter, further adversely affecting its standby time

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and device for calibrating sleep clock of TD-SCDMA terminal
  • Method and device for calibrating sleep clock of TD-SCDMA terminal
  • Method and device for calibrating sleep clock of TD-SCDMA terminal

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] In order to make the object, technical solution and advantages of the present invention clearer, the present invention will be described in detail below with reference to the accompanying drawings and specific embodiments.

[0033] The key of the present invention is: since the TD-SCDMA terminal in standby mode needs to wake up once in each DRX cycle and synchronize with the DwPTS of the base station, if the synchronization error between the terminal timing and the base station timing is not greater than the synchronization window of the system length, there is no need to perform sleep clock calibration; further, on the premise of satisfying the clock calibration accuracy, the calibration duration is dynamically adjusted by using the parameters of the network side in the TD-SCDMA system and the environmental parameters of the terminal itself.

[0034] Suppose the synchronization window length of TD-SCDMA system is T SYNC (The length of the synchronization window corresp...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

This invention provides a method and a device for calibrating TD-SCDMA terminal sleep clock including: in each DRX period, a synchronous error between timing of terminals and timing of base stations is obtained to judge if said error is greater than the length of a TD-SCDMA systematic synchronous window, if so, the calibration is done, otherwise, the calibration is not done, which can prolong the actual sleep time of terminals under the stand-by mode so as to prolong the stand-by time of terminal.

Description

technical field [0001] The present invention relates to a wireless terminal sleep clock calibration technology, in particular to a TD-SCDMA terminal sleep clock calibration method and device. Background technique [0002] Time Division Synchronous Code Division Multiple Access (TD-SCDMA) system is a synchronous communication system, and the terminal must perform accurate time synchronization with the base station to ensure normal communication between the two. In the working mode, the terminal uses a high-frequency clock to generate various required timings and timings, providing an accurate time reference for the operation of the baseband chip, radio frequency control and system. This high-frequency clock is one-eighth of the TD-SCDMA system The chip rate is time precision (ie 97.66ns, converted to a clock frequency of 10.24Mhz). [0003] In standby mode, the terminal performs the sleep and wake-up process according to the discontinuous reception (DRX) cycle configured on ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H04Q7/32H04W52/02H04W56/00
CPCY02D30/70
Inventor 戴凌龙崔殿华唐良东
Owner ST ERICSSON SEMICON BEIJING
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products