Unlock instant, AI-driven research and patent intelligence for your innovation.

Digital signal processor loading method, electronic device and electronic system

A digital signal and electronic device technology, applied in the computer field, can solve problems such as unfavorable equipment miniaturization, unfavorable remote upgrade of RCW, and increased production device cost, etc.

Inactive Publication Date: 2009-08-26
HUAWEI TECH CO LTD
View PDF0 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] Using this method of DSP loading RCW, since the data stored in EEPROM cannot be controlled by the CPU, it is very inconvenient to update the RCW stored in EEPROM, and it is not conducive to remote upgrade of RCW
Moreover, a separate EEPROM module increases the cost of the production device, which is not conducive to the miniaturization of the equipment

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Digital signal processor loading method, electronic device and electronic system
  • Digital signal processor loading method, electronic device and electronic system
  • Digital signal processor loading method, electronic device and electronic system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0026] This embodiment provides a digital signal processor DSP loading method, such as figure 2 As shown, the method includes:

[0027] Step A1: the DSP receives the signal sent by the field programmable gate array FPGA to notify the DSP to perform initialization;

[0028] Step A2: The DSP obtains the reset configuration word RCW stored in the FPGA according to receiving the signal notifying the DSP to perform initialization;

[0029] Step A3: The DSP configures the hardware resources of the DSP according to the acquired RCW.

[0030] Through the description of the above steps A1 to A3, the DSP realizes its own loading, that is, the configuration of its own hardware resources. The embodiment of the present invention realizes a method for loading a digital signal processor DSP. By this method, no Add an independent storage device, such as EEPROM, to store RCW, but store RCW in FPGA by acquiring. Since the FPGA can be controlled by the CPU, the update of the RCW stored on th...

Embodiment 2

[0032] An embodiment of the present invention provides a DSP loading method for a digital signal processor. In order to facilitate the understanding of a DSP loading method provided by the embodiment of the present invention, first of all image 3 A device including at least a CPU module, a Flash module, an FPGA module and a DSP module is shown for illustration. In order to make the FPGA module and the DSP module work normally, it is necessary to load the DSP module and the FPGA module respectively, so that the device can work normally. In this device, the communication between the CPU module and the FPGA module is carried out through the local bus (Local Bus). 2 The EEPROM of C or SPI interface, the EEPROM in the FPGA passes through I 2 The C or SPI interface communicates with the DSP. After the FPGA completes its own configuration, it loads the stored RCW into the DSP to realize the DSP loading RCW.

[0033] A method provided by the embodiment of the present invention wil...

Embodiment 3

[0055] An embodiment of the present invention provides an electronic device that participates in Figure 5 As shown, it includes: a receiving unit 101 , an acquiring unit 102 and a configuring unit 103 . The electronic device may further include: an output unit 104 and / or a first judging unit 105 .

[0056] Wherein, the receiving unit 101 is used to receive a signal for notifying the initialization to be sent by the FPGA;

[0057] Wherein, the receiving unit 101 can be through the integrated circuit bus I 2 C, or the serial peripheral device interface SPI and other interfaces, receive the signal sent by the FPGA to notify the execution of initialization.

[0058] The acquiring unit 102 is configured to acquire the RCW stored in the FPGA according to the signal of performing initialization according to the received notification;

[0059] The configuration unit 103 is configured to configure hardware resources according to the RCW obtained above;

[0060] The output unit 104...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The embodiment of the invention discloses a digital signal processor loading method, which includes steps that DSP receives signal for noticing the DSP to execute initialization sent by field programmable gate array (FPGA); the DSP acquires reset configuration word (RCW) stored in the FPGA according to the received signal for noticing the DSP to execute initialization; and the DSP executes hardware resource configuration for the DSP according to the acquired RCW. In the technical solution of the present invention, the DSP acquires the RCW needed to be loaded through the RCW stored in the memory cell in the FPGA, because the FPGA can be controlled by the CPU, the RCW of the memory cell stored in the FPGA can be updated through control and remote control of the CPU, so that, memory cell is not needed to be added to supply RCW for the DSP, and production cost is reduced.

Description

technical field [0001] The invention relates to the technical field of computers, in particular to a digital signal processor loading method, an electronic device and an electronic system. Background technique [0002] With the increasing development of digital circuits, the Field Programmable Gate Array (FPGA, Field Programmable Gate Array), which is usually composed of basic gate circuits and flip-flops, is more and more used for its fast speed and flexible application. A high-speed digital circuit system is composed of a central processing unit (CPU, Center Process Unit) and a digital signal processor (DSP, Digital Signal Processing). Most of the DSPs and FPGAs in this type of system have a CPU to load and configure them before they can be used. Some DSPs need to load a reset configuration word (RCW, Reset Configuration Word) after power-on and before use. The purpose of loading RCW is to configure hardware resources such as clocks and interfaces on the DSP. [0003] Th...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F9/445
Inventor 陈大雄
Owner HUAWEI TECH CO LTD