Unlock instant, AI-driven research and patent intelligence for your innovation.

Method and device for logic analysis of high-speed serial bus

A high-speed serial bus and logic analysis technology, applied in the field of data communication, can solve problems such as signal distortion, large size, and complex design

Inactive Publication Date: 2009-09-30
BEIJING XINWANG RUIJIE NETWORK TECH CO LTD
View PDF0 Cites 13 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Due to the above three characteristics, the intermediate bus detection device needs to use devices with very good electrical characteristics, at the cost of relatively high cost and complex design
At the same time, since the intermediate bus detection device extracts part of the energy from the bus, it will inevitably affect the signal on the original bus. If the connection is improper, the signal on the original bus may be distorted, resulting in inaccurate testing
In addition, because the intermediate bus detection device is a relatively complex electrical mechanical device with a relatively large volume, in some high-density designs, it is often impossible to reserve space for the intermediate bus detection device

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and device for logic analysis of high-speed serial bus
  • Method and device for logic analysis of high-speed serial bus
  • Method and device for logic analysis of high-speed serial bus

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] The invention provides a high-speed serial bus logic analysis method, image 3 A schematic diagram of Embodiment 1 of a high-speed serial bus logic analysis method of the present invention is provided, and the method includes the following steps:

[0035] Step S1, receiving a bus signal of a high-speed serial bus;

[0036] Step S2, copying the bus signal into a first signal and a second signal through a signal splitting module;

[0037] For example, the bus signal can be copied into the first signal and the second signal by a high-speed clock driver, which is a method for increasing the current, voltage and output capability of the clock signal, or enhancing one clock signal into multiple outputs s installation.

[0038]The inventor found in the process of implementing the present invention that the high-speed clock driver can divide any high-speed serial bus signal that has been processed by DC equalization. DC balanced signal, that is, the code in each 10bit code t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a method and a device for the logic analysis of a high-speed serial bus. The method comprises the following steps: receiving a bus signal of the high-speed serial bus; copying the bus signal with a signal shunting module to generate a first signal and a second signal; feeding the first signal back to the high-speed serial bus; and resolving the second signal to acquire parallel data. Through the shunting processing of the signal in the high-speed serial bus, the use of the one path of shunt signal obtain in logic analysis through resolution, and the feedback of the other path of shunt signal to the high-speed serial bus, the method can analyze data transmitted in the high-speed serial bus under a condition of not influencing the data transmission of the high-speed serial bus.

Description

technical field [0001] The invention relates to a high-speed serial bus logic analysis method and device, belonging to the technical field of data communication. Background technique [0002] The interconnection between a central processing unit (Central Process Unit, referred to as CPU) and its peripheral devices often adopts a local bus, such as a peripheral component interconnect standard (Peripheral Component Interconnect, referred to as PCI) local bus. With the advancement of technology, the data transmission speed of the local bus is required to be higher and higher, so the high-speed serial bus was born. The high-speed serial buses that occur at present are varied, and there are non-standardized ones and standardized ones, such as the Peripheral Component High-speed Interconnection Standard (PCI Express, referred to as PCIE) serial bus, and PCIE is a high-speed serial bus standard. High-speed serial buses often have the following characteristics: [0003] (1) The co...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/22G06F13/38
Inventor 黄金灿
Owner BEIJING XINWANG RUIJIE NETWORK TECH CO LTD