Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Network sacrifice Cache for multi-core processor and data request method based on Cache

A multi-core processor and data request technology, which is applied in the direction of electrical digital data processing, instruments, memory systems, etc., can solve the problems of reduced performance advantages and poor performance scalability

Active Publication Date: 2011-05-18
TSINGHUA UNIV
View PDF2 Cites 11 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

As the scale of the processor expands, the delay of L1 Cache miss access becomes larger and larger, while the ratio of L2 Cache access delay saved by Active Directory Cache structure to L1 Cache miss access delay will become smaller and smaller, and its performance advantage will decrease. Performance scalability is not good

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Network sacrifice Cache for multi-core processor and data request method based on Cache
  • Network sacrifice Cache for multi-core processor and data request method based on Cache
  • Network sacrifice Cache for multi-core processor and data request method based on Cache

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] The network sacrificial Cache for multi-core processors proposed by the present invention and the data request method based on the network sacrificial Cache will be described in detail with reference to the drawings and embodiments.

[0035] The invention provides a network sacrifice Cache structure for a multi-core processor, adding a sacrifice Cache (Victim Cache) to the network interface component to store data replaced from the L1 Cache. According to the principle of data locality, data replaced from L1 Cache is usually accessed again. Subsequent access to the address can be satisfied in the sacrificial Cache, thereby reducing the number of missing access requests to the host node, reducing the delay of L1 Cache missing access, and improving the performance of the multi-core processor. The directory information is maintained by the active directory cache in the network interface, and the directory information is no longer saved and maintained in the L2 cache. The pu...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a network sacrifice Cache for a multi-core processor and a data request method based on the Cache. The network sacrifice Cache is arranged in a network interface and comprises a sacrifice Cache used for storing a data block substituted from a L1 Cache and an active catalogue Cache used for storing and maintaining the catalogue information. Through the network sacrifice Cache for a multi-core processor and the data request method based on the Cache provided by the invention, the speed of L1 Cache deficiency access is increased and the property of the multi-core processor is improved.

Description

technical field [0001] The invention relates to the technical field of computer system structure, in particular to a network sacrificial high-speed cache memory (Cache) for a multi-core processor and a data request method based on the network sacrificial Cache. Background technique [0002] The demand for large data volumes in commercial and scientific computing applications makes the shared L2 Cache structure widely used in multi-core processors (CMP). The shared L2 Cache structure can maximize the use of on-chip Cache capacity and reduce access to off-chip memory , Commercial processors such as Piranha, Niagara, XLR, and Power 5 all use a shared L2 Cache structure. Due to physical layout and chip manufacturing considerations, future large-scale multi-core processors usually adopt a fragmented structure. Each slice contains a processor core, a private L1 Cache, an L2Cache Bank, and a router. These slices are connected to the On-chip network, in which physically distributed...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F15/167G06F12/08G06F12/0877
Inventor 王惊雷汪东升
Owner TSINGHUA UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com