Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Input circuit

A technology of input circuit and input voltage, applied in the direction of logic circuit, electrical components, adjusting electric variables, etc., can solve the problems of decreased response speed and small current driving ability

Inactive Publication Date: 2011-05-18
SII SEMICONDUCTOR CORP
View PDF6 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In addition, under the condition of low power supply voltage, the current driving capability of the NMOS transistor 901 to the side of the PMOS transistor is small, so the response speed under the condition of low power supply voltage will decrease

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Input circuit
  • Input circuit
  • Input circuit

Examples

Experimental program
Comparison scheme
Effect test

no. 1 approach

[0032] figure 1 It is an input circuit having a hysteresis characteristic of this embodiment.

[0033] The input circuit with hysteresis characteristics in this embodiment includes: PMOS transistors 101-104; NMOS transistor 201; inverter 501; first power supply 301 (hereinafter VDD); second power supply 302 ( VSS below); input terminal 401; and output terminal 402.

[0034] The sources of the PMOS transistors 101, 102, and 104 are connected to VDD, and the source of the NMOS transistor 201 is connected to VSS. Both the gates of the PMOS transistor 101 and the NMOS transistor 201 are connected to the input terminal 401 , and the drains are both connected to the node N1 . The input of the inverter 501 is connected to the node N1 and the output is connected to the output terminal 402 . The gate of the PMOS transistor 102 is connected to the input terminal 401, and the drain is connected to the node N2. The gate of the PMOS transistor 103 is connected to the output terminal 4...

no. 2 approach

[0044] figure 2 It is an input circuit having a hysteresis characteristic of the second embodiment.

[0045] The input circuit with hysteresis characteristic of the second embodiment includes: PMOS transistors 101-104; NMOS transistor 201; inverter 501; first power supply 301 (hereinafter VDD); second power supply 302 whose voltage is lower than the first power supply (hereinafter VSS); an input terminal 401; and an output terminal 402. The second embodiment differs from the first embodiment in the following points. The drain of the PMOS transistor 102 is connected to the node N1, and the source is connected to the node N2, and the drain of the PMOS transistor 103 which is a cut-off unit is connected to the node N2, and the source is connected to VDD.

[0046] Next, an input circuit having a hysteresis characteristic according to a second embodiment will be described.

[0047] Compared with the first embodiment, the structure of the second embodiment is such that the PMOS ...

no. 3 approach

[0050] image 3 It is an input circuit having a hysteresis characteristic of the third embodiment.

[0051] The input circuit with hysteresis characteristic of the third embodiment includes: NMOS transistors 201-204; PMOS transistor 101; inverter 501; first power supply 301 (hereinafter VDD); second power supply 302 whose voltage is lower than the first power supply (hereinafter VSS); an input terminal 401; and an output terminal 402.

[0052] The sources of the NMOS transistors 201, 202, and 204 are connected to VSS, and the source of the PMOS transistor 101 is connected to VDD. Both the gates of the PMOS transistor 101 and the NMOS transistor 201 are connected to the input terminal 401 , and the drains are both connected to the node N1 . The input of the inverter 501 is connected to the node N1 and the output is connected to the output terminal 402 . The gate of the NMOS transistor 202 is connected to the input terminal 401, and the drain is connected to the node N3. The...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Provided is an input circuit having hysteresis characteristics that is capable of operating in a wide range of power supply voltage conditions while suppressing power supply voltage dependence of a hysteresis voltage and a response speed. The input circuit is provided with: a circuit for obtaining a small hysteresis voltage under the condition of low power supply voltage (formed of PMOS transistors (101 to 103) and an inverter (501)); and a circuit for obtaining a large hysteresis voltage under the condition of low power supply voltage (formed of PMOS transistors (101 and 104) and the inverter (501)).

Description

technical field [0001] The present invention relates to input circuits in semiconductor integrated circuits, and more particularly to improvement of power supply voltage characteristics of input circuits with hysteresis characteristics. Background technique [0002] A conventional input circuit having hysteresis characteristics will be described (see Patent Document 1). [0003] Figure 14 It is a circuit diagram showing a conventional input circuit with hysteresis characteristics. When the input voltage VIN of the input terminal 401 transitions from a high level to a low level, the hysteresis generating PMOS transistor 803 is turned off. Thus, the threshold voltage of the inverter circuit is determined by the ratio of the on-resistances of the PMOS transistor 801 and the NMOS transistor 901 . When the input voltage VIN transitions from a low level to a high level, the hysteresis generating PMOS transistor 803 is turned on. Therefore, the on-resistance of the PMOS transis...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H02M3/155
CPCH03K3/011H03K19/00384H03K3/3565H03K5/1515
Inventor 山崎太郎宇都宫文靖
Owner SII SEMICONDUCTOR CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com