Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

High-speed full-difference clock duty cycle calibration circuit

一种校准电路、占空比的技术，应用在电气元件、产生电脉冲、脉冲处理等方向，能够解决不获得校准结果、校准精度离散性、工作的速度不能太高等问题，达到提高速度、可工作频率高、工作频率范围宽的效果

Inactive Publication Date: 2011-06-29
SOUTHEAST UNIV WUXI CAMPUS
View PDF6 Cites 16 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Due to the limitation of the minimum delay unit in the digital method, the calibration accuracy is discrete, and accurate calibration results are often not obtained, and the digital method generally needs to use phase synthesis and counting detection methods, and its timing requirements make the working speed not too high

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • High-speed full-difference clock duty cycle calibration circuit
  • High-speed full-difference clock duty cycle calibration circuit
  • High-speed full-difference clock duty cycle calibration circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] The present invention will be described in detail below in conjunction with the accompanying drawings and specific examples.

[0025] The present invention calibrates the duty cycle directly on the clock chain. Such as figure 1 As shown, the input differential clocks CLK+ and CLK- are directly input to the first adjustment stage, and the duty cycle is adjusted by adjusting the rise and fall time. The output signal enters the second adjustment stage after passing through the first buffer stage. The adjustment principle is the same as that of the first adjustment stage. Similarly, the output signal is a calibrated clock signal after passing through the second buffer stage. At the same time, the output clock signal enters the duty cycle detection stage to generate control voltages CP and CN to feed back to the first and second adjustment stages to form a duty cycle calibration loop until the final output clock signal duty cycle is 50%.

[0026] Duty Cycle Adjustment

[...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a high-speed full-difference clock duty cycle calibration circuit which is used for calibrating the clock duty cycle in a high-speed system. The circuit detects the duty cycle with a continuous time integrator, and directly adjusts the duty cycle on a clock transmission link so as to increase the working speed. The circuit is of a full-difference circuit structure, can calibrate the duty cycle with a designated process in a higher and wider frequency range, and has relatively good constraining force for process mismatch and common-mode noise. The circuit comprises an adjustment level ADJ1, an adjustment level ADJ2, a first buffer level BUF1, a second buffer level BUF2 and a duty cycle detection level DCD.

Description

technical field [0001] The invention is applicable to the application occasions of clock duty ratio calibration in various high-speed communication transmissions, such as high-speed data memory, pipeline processor, etc., and belongs to the technical field of duty ratio calibration circuit design. Background technique [0002] With the continuous improvement of integrated circuit technology, the working speed of the chip has been continuously improved, and technologies such as double data rate (Double Data Rate, DDR), pipeline and other technologies have been widely used to obtain greater data throughput, while high-speed More stringent timing accuracy is required, which means that the performance requirements of the system clock are also stricter, and one of the important performance indicators is the duty cycle of the clock. A clock with a 50% duty cycle is most beneficial for data propagation, and for a system that adopts double data rate and pipeline operation, a 50% duty...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03K5/156
CPCH03K5/1565H03K3/017
Inventor 时龙兴顾丹红顾俊辉吴建辉赵炜叶至易胡大海张萌李红
Owner SOUTHEAST UNIV WUXI CAMPUS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com