Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

CMOS (Complementary Metal Oxide Semiconductor) image sensor pixel and control time sequence thereof

An image sensor and timing control technology, used in image communication, radiation control devices, electrical solid-state devices, etc., can solve the problem of low aperture ratio of metal windows, and achieve the effects of improving light efficiency, aperture ratio, and image quality.

Active Publication Date: 2013-09-11
BEIJING SUPERPIX MICRO TECHNOLOGY CO LTD
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, multiple metal connections between pixels in adjacent rows and adjacent columns lead to low opening ratio of metal windows

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • CMOS (Complementary Metal Oxide Semiconductor) image sensor pixel and control time sequence thereof
  • CMOS (Complementary Metal Oxide Semiconductor) image sensor pixel and control time sequence thereof
  • CMOS (Complementary Metal Oxide Semiconductor) image sensor pixel and control time sequence thereof

Examples

Experimental program
Comparison scheme
Effect test

specific Embodiment 1

[0048] like figure 1 As shown, the CMOS image sensor pixel adopts 4T2S structure, including four pixels, and the photodiodes of pixel 11, pixel 12, pixel 21 and pixel 22 are respectively PD11, PD12, PD21 and PD22; TX11 and TX12 are respectively pixel 11 and pixel 12 TX21 and TX22 are the charge transfer transistors of pixel 21 and pixel 22 respectively; SX1, SF1 and RX1 are the select transistors, source follower transistors and reset transistors of pixel 11 and pixel 21 respectively; SX2, SF2 and RX2 are respectively Select transistors, source follower transistors and reset transistors of pixels 12 and 22 . Pixel 11 and pixel 21 share transistors SX1, SF1, RX1 and active region FD1 (Floating Diffusion), pixel 12 and pixel 22 share transistors SX2, SF2, RX2 and active region FD2; shared pixel 11 and pixel 21 share Pixel 12 and pixel 22 form a back-to-back structure in the horizontal direction.

[0049] The metal interconnection lines used by CMOS image sensor pixels are expr...

specific Embodiment 2

[0051] like image 3 As shown, it is a schematic diagram of a 6X4 pixel array layout; image 3 The circuit schematic diagram corresponding to the schematic diagram of the pixel array layout is as follows: Figure 4 shown.

[0052] image 3 and Figure 4 In the pixel array shown, the FD area of ​​each pixel is connected to the gate of each corresponding source-following transistor with the first-layer metal connection, and the power supply Vdd line uses the first-layer metal connection; the SC1-SC6 lines are the first-layer metal connection, As a signal output line and a column controller timing control line. The second layer metal connection SX1 is connected to the gates of SX11~SX16, the second layer metal connection TX1 is connected to the gates of TX11~TX16, the second layer metal connection TX2 is connected to the gates of TX21~TX26; the second layer metal connection The line SX2 is connected to the gates of SX21-SX26, the second-layer metal connection TX3 is connecte...

specific Embodiment 3

[0053] The details of CMOS image sensor pixel array signal acquisition are expressed as follows:

[0054] like Figure 5 Shown is a schematic diagram of a pixel array with a row decoder and a column controller. The row decoder is placed on the left side of the pixel array (it can also be placed on the right side of the array), the column controller is placed on the top of the pixel array, and the signal readout device is placed at the bottom of the pixel array; the decoder, controller and The location of the signal readout device is not the only method of the present invention, and can also be adjusted according to the specific design and layout of the chip. Figure 5 In the schematic diagram shown, the specific positions of the array pixels are marked in detail, and the specific numbers of the timing output control lines of the decoder and the timing control lines of the column controller are also marked in detail. m and n are non-negative integers, representing the pixel r...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A CMOS image sensor pixel and controlling timing sequence thereof are provided. In the CMOS image sensor pixel array, a pixel unit consists of four pixels disposed in a 2×2 pixel array, wherein, the two pixels of the first and second column respectively share a select transistor, a source follower transistor, a reset transistor and an active area in column. And the first and second column are arranged back-to-back; multiple pixel units are arrayed along a vertical direction and a horizontal direction to form a two-dimensional pixel array. In the pixel array, the pixels in the same row are interconnected with each other via second metal connection lines, the pixels in the same column are interconnected with each other via first metal connection lines. The first metal connection lines are a signal output line, a timing sequence controlling line for column controller and a power source controlling line. The second metal connection lines are timing sequence output controlling lines for row decoder. The present pixel structure can improve the light utilization efficiency of the small-area pixel sensor, thus improving the sensitivity and the image quality of the small-area pixel sensor effectively.

Description

technical field [0001] The invention relates to a CMOS image sensor, in particular to a CMOS image sensor pixel and its control timing. Background technique [0002] Image sensors are already widely used in digital cameras, mobile phones, medical devices, automobiles and other applications. In particular, the rapid development of CMOS (Complementary Metal Oxide Semiconductor) image sensors has made people have higher requirements for low power consumption, small size, and high resolution image sensors. [0003] The pixel structure arrangement of CMOS image sensors in the prior art takes 4T2S as an example. Due to the dependence on the structural characteristics of the pixel itself, the array generally needs the first layer of metal, the second layer of metal and the third layer of metal as the device interconnection. For wiring, multiple rows of first-layer metal or second-layer metal wiring are required between adjacent rows of pixels, and multiple columns of second-layer ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H04N5/374H01L27/146H04N25/00
CPCH01L27/14641H04N5/37457H01L27/14603H04N5/376H04N25/778H04N25/779H04N25/766
Inventor 郭同辉旷章曲陈杰刘志碧
Owner BEIJING SUPERPIX MICRO TECHNOLOGY CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products