Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method for generating stepped frequency signals based on combination of direct digital synthesis (DDS) and ping-pong phase locked loop

A signal generation and phase-locked loop technology, applied in the field of radar, can solve the problems of frequency hopping time, minimum step phase noise, spurious level volume and cost constraints, and achieve good performance, large bandwidth and small step advanced effect

Inactive Publication Date: 2011-09-14
中国兵器工业第二0六研究所
View PDF1 Cites 28 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] The problem to be solved by the present invention is aimed at the mutual influence and interaction between the frequency hopping time, minimum step, phase noise, spurious level, bandwidth, volume and cost and other indicators existing in the above-mentioned several current main step frequency signal generation methods. Restricted defects, provide a new step frequency signal generation method, so that the above indicators can be taken into account and further optimized, so as to design a high-performance step frequency signal

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for generating stepped frequency signals based on combination of direct digital synthesis (DDS) and ping-pong phase locked loop
  • Method for generating stepped frequency signals based on combination of direct digital synthesis (DDS) and ping-pong phase locked loop
  • Method for generating stepped frequency signals based on combination of direct digital synthesis (DDS) and ping-pong phase locked loop

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] figure 1 A hardware realization block diagram of the preferred embodiment of the present invention is given. Two phase-locked loops (PLL1 and PLL2) working in the L-band and single-pole double-throw switches form a ping-pong phase-locked loop. The frequency step of the phase-locked loop is set to 6MHz, which is controlled by FPGA to generate a step It is a 6MHz L-band broadband signal; DDS generates P-band small step signals under the control of FPGA. Since DDS is mainly used to realize the small steps between 6MHz large steps of the ping-pong phase-locked loop, the work of DDS The bandwidth is set to 6MHz, realizes the seamless combination with the ping-pong phase-locked loop, and under the situation of not making any changes to the hardware circuit, only through software programming, the DDS can realize multiple different frequency steps at the same time (this embodiment We have achieved 2MHz, 1.5MHz, 1MHz, 0.75MHz, 0.5MHz and other steps at the same time), in additi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method for generating stepped frequency signals based on the combination of direct digital synthesis (DDS) and a ping-pong phase locked loop. DDS has the advantages of high narrowband application performance and capability of easily realizing extremely small frequency step, and the phase locked loop has the advantages of easily realizing broadband application and ensuring high comprehensive performance particularly in broadband great-step application. In the method, advantage complementarity between the DDS and the phase locked loop is utilized, a ping-pong phase locked loop is formed by combining two identical phase locked loops and a microwave single-pole double-throw switch, frequency synthesis is performed by combining the DDS and the ping-pong phase locked loop, the DDS is used for synthesizing narrowband small-step signals, the ping-pong phase locked loop is used for synthesizing broadband great-step signals, and the broadband great-step signal and the narrowband small-step signals are combined together in a frequency shifting way, thereby generating broadband radar stepped frequency signals with low phase noise, low stray, small step and frequency agility. Therefore, tactical and technical indexes of a radar frequency synthesizer are greatly increased, and qualitative leaps in technical indexes of the radar stepped frequency signals are achieved.

Description

technical field [0001] The invention belongs to the technical field of radar, in particular to a method for generating a step frequency signal based on the combination of direct digital frequency synthesis (DDS) and a ping-pong phase-locked loop. Applied in the design of the step frequency radar frequency synthesizer, the performance of the step frequency radar frequency synthesizer can be greatly improved. Design provides good reference. Background technique [0002] With the development of modern radar technology, it has become an important research and development direction of modern radar to use high-resolution radar signals for high-resolution imaging of targets, so as to realize the detection and recognition of targets. The step frequency signal is a common high-range high-resolution radar signal. It is a pulse train containing N transmission frequencies. The transmission frequency of each pulse is different, and the frequency step is a fixed value. From the perspect...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03L7/08G01S7/28
Inventor 张春荣余铁军糜光璞王栋梁文博郝金华
Owner 中国兵器工业第二0六研究所
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products