Patents
Literature
Patsnap Copilot is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Patsnap Copilot

71results about How to "Low phase noise" patented technology

Method for generating stepped frequency signals based on combination of direct digital synthesis (DDS) and ping-pong phase locked loop

InactiveCN102185608AImprove combat skill indicatorsTechnical indicators leapWave based measurement systemsPulse automatic controlPhase noiseEngineering
The invention discloses a method for generating stepped frequency signals based on the combination of direct digital synthesis (DDS) and a ping-pong phase locked loop. DDS has the advantages of high narrowband application performance and capability of easily realizing extremely small frequency step, and the phase locked loop has the advantages of easily realizing broadband application and ensuring high comprehensive performance particularly in broadband great-step application. In the method, advantage complementarity between the DDS and the phase locked loop is utilized, a ping-pong phase locked loop is formed by combining two identical phase locked loops and a microwave single-pole double-throw switch, frequency synthesis is performed by combining the DDS and the ping-pong phase locked loop, the DDS is used for synthesizing narrowband small-step signals, the ping-pong phase locked loop is used for synthesizing broadband great-step signals, and the broadband great-step signal and the narrowband small-step signals are combined together in a frequency shifting way, thereby generating broadband radar stepped frequency signals with low phase noise, low stray, small step and frequency agility. Therefore, tactical and technical indexes of a radar frequency synthesizer are greatly increased, and qualitative leaps in technical indexes of the radar stepped frequency signals are achieved.
Owner:中国兵器工业第二0六研究所

Channel estimation processing method, device and communication equipment thereof

Provided in the present invention are a channel estimation processing method, apparatus and communication device, wherein a phase compensation processing method comprises: obtaining from various receiving antennae a reception signal of at least one first pilot frequency subcarrier in channel estimation preamble sequences transmitted simultaneously by a plurality of transmitting antennae; according to the reception signal of the at least one first pilot frequency subcarrier, obtaining the phase shift parameters of the various receiving antennae during the reception of the channel estimation preamble sequences, and obtaining a channel estimation matrix during the reception of data symbols; obtaining from the various receiving antennae a reception signal of at least one second pilot frequency subcarrier in the data symbols, the reception signal being obtained by calculation on the basis of non-common source phase noise factors of different receiving antennae, and obtaining the phase shift parameters of the various receiving antennae during the reception of the data symbols; and performing phase compensation on the received data subcarrier according to the phase shift parameters as well as the channel estimation matrix during the reception of the data symbols. The technical solution of the present invention can reduce the influence of phase noise and frequency offset effectively.
Owner:HUAWEI TECH CO LTD

Method for synchronizing time and frequency of motor-driven configured bistatic radar

The invention relates to a method for synchronizing the time and the frequency of a motor-driven configured bistatic radar. The frequency and the time between a receiving station and a transmitting station of the bistatic radar can be realized by utilizing the characteristics of long-term stability, low phase noise and low stray; when the receiving station and the transmitting station are deployed separately, the real-time statistics of time synchronization errors of the receiving station and the transmitting station are completed on the basis of pulses per second of a navigation satellite; when the time synchronization errors exceed a limit value and the state of the pulses per second of the navigation satellite is normal, time resynchronization between the receiving station and the transmitting station is completed in a navigation satellite time service synchronization mode; the receiving station and the transmitting station enter a timekeeping synchronization state again. The method is applicable to synchronizing the time and the frequency of the motor-driven configured bistatic radar, and has the advantages of short erecting and withdrawing time, high maneuverability, high working stability and the like. Before the receiving station and the transmitting station are deployed separately, the modes of direct time contrast synchronization and long-time autonomous timekeeping maintenance are adopted, and have the advantages of being not limited by the navigation satellite and not impacted by electromagnetic environment in wartime.
Owner:CNGC INST NO 206 OF CHINA ARMS IND GRP

Broadband low-noise frequency modulation signal source

The invention discloses a broadband low-noise frequency modulation signal source. A high-stability clock module has two clock signals as output, the first clock signal as output is directly connected with the reference clock end of a DDS module, and the second clock signal is connected with the input end of a power divider; the power divider divides the second clock signal into haves and respectively outputs the two haves through two output ends, wherein one half is output to a DDS configuration module; the DDS configuration module outputs a configuration signal to the DDS module, the DDS module, after receiving the configuration signal, generates a frequency modulation signal by use of a phase synthesis and table look-up method and outputs the frequency modulation signal through a waveform output end; the waveform output end is respectively connected with a first phase-locked loop circuit and a second phase-locked loop circuit through a low-noise amplifier; output of the first phase-locked loop circuit is taken as an emission local oscillator; and output of the second phase-locked loop circuit is taken as a receiving local oscillator. The signal source provided by the invention can meet the demands for high linearity and low phase noise of a broadband frequency modulation signal source.
Owner:北京理工雷科电子信息技术有限公司

Radar communication countermeasure integration system based on microwave photonics

The invention relates to a radar communication countermeasure integration design based on microwave photonics. The radar communication countermeasure integration design comprises a system light source, an emitting and receiving end adjustable filtering module, an any waveform generating module, an emitting and receiving end modulator module, a light power amplifier module, a system time delay module, an emitting and receiving end end-detection module, a microwave antenna module, a passage receiving/direct collection receiving module, a microprocessor module and the like. The system can realize the function switching of three kinds of information systems of radar detection, digital communication and electronic countermeasure through parameter configuration and chip configuration; through the any waveform generating module, analog signals or digital signals used for three kinds of systems can be generated; the system comprises an emitting loop and a receiving loop; the emitting loop and the receiving loop use identical light sources, so that the system coherence is ensured; meanwhile, the microwave signals are processed in the photonic filed, so that the advantages of high bandwidth and low noise performance are realized. The system can realize the functional integration of the information system; the environment adaptability and reconfigurability of the system can be improved; the system can be widely used in the information technology fields such as ultra-wide band radar, digital communication and electronic countermeasure.
Owner:SHANGHAI JIAO TONG UNIV

Dual-loop compensation orthogonal signal source phase noise restraining circuit based on lock-in amplifier

The invention discloses a dual-loop compensation orthogonal signal source phase noise restraining circuit based on a lock-in amplifier. An output orthogonal component of a quarter frequency divider is connected with the input side of a phase sensitive detector, and the output side of the phase sensitive detector is connected with the input negative terminal of an integrator. The output side of a half Vos measuring circuit is connected with the input positive terminal of the integrator. The output side of the integrator is connected with the input side of a #1 low pass filter. The output side of the low pass filter is connected the negative terminal of a comparator, and the output side of the comparator is connected with the input side of a phase frequency detector. The cophase component output side of the quarter frequency divider is connected with the input side of the phase frequency detector, the output side of the phase frequency detector is connected with the input side of a #2 low pass filter, the output side of the #2 low pass filter is connected with the input side of a voltage-controlled oscillator, and the output side of the voltage-controlled oscillator is connected with the input side of the quarter frequency divider. A signal source is connected with the input side of the phase sensitive detector, the input side of the half Vos measuring circuit and the input side of the comparator. The dual-loop compensation orthogonal signal source phase noise restraining circuit compensates for the phase offset caused by phase noise, and can effectively restrain the phase noise and ensure the eddy measuring accuracy.
Owner:JIANGSU SMART TECH

Multi-loop pll structure for generating an accurate and stable frequency over a wide range of frequencies

A multiloop PLL circuit comprising:
    • a first PLL loop comprising a first VCO, a first phase detector having a first input receiving a reference frequency (Fref) and a second input receiving the output of a first programmable divider, which input receives the signal generated by the first VCO and a first loop filter connected between said first phase detector and said first VCO;
    • at least one auxiliary PLL loop comprising a second VCO, a second phase detector, a second (R1) and a third (N1) programmable dividers, and a second loop filter
    • a main loop for generating a desired output frequency Fout comprising a third VCO, a third phase detector, a fourth (Rn) and a fifth (Nn) programmable divider, a main loop filter and a mixer
    • additional possible auxiliary PLL loop each comprising a forth VCO, a forth phase detector, a sixth (Ri) and a seventh (Ni) programmable divider, a third auxiliary loop filter and a mixer
    • whereby the desired output frequency Fout is generated in accordance with the relation:
Fout=(N1/R1+ . . . +Nn/Rn)*Fcro
    • where N1 and R1 are the dividing values of the first auxiliary loop and Ni and Ri with i=2 . . . n−1 being the dividing ratios of any possible further auxiliary loop; and Fcro is the frequency generated by VCO,
whereby the multiloop circuit is configured with dividing values which optimizes a cost function F.
Owner:SDRF EURL

A X-band ultra-high-speed frequency hopping source

ActiveCN106342404BGood harmonic spuriousOutput frequency band adjustablePulse automatic controlPhysicsWave band
The invention belongs to microwave technology and relates to an X-band ultra-high-speed frequency hopping source. The X-band ultra-high-speed frequency hopping source of the present invention includes a DDS module, a local oscillator phase-locked loop and a frequency-mixing frequency multiplication chain. Wherein, the DDS module is composed of a DDS and a frequency reference phase-locked loop, and the frequency mixing and multiplication chain includes a first band-pass filter, a first frequency multiplier, a second band-pass filter, a mixer, The third bandpass filter, the second frequency multiplier and the fourth bandpass filter, the frequency reference phase-locked loop is connected with the DDS to form a DDS module, and the DDS module is connected to the first bandpass of the frequency mixing and multiplication link After passing through the first frequency multiplier and the second band-pass filter in sequence, the filter is connected with the mixer. The local oscillator phase-locked loop is also connected to a mixer connected to a third bandpass filter, a second frequency multiplier and a fourth bandpass filter connected in sequence. The invention can realize nanosecond-level frequency hopping, good harmonic spuriousness, low phase noise, and adjustable X-band output frequency range.
Owner:CHINA AIR TO AIR MISSILE INST
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products