Settable and resettable D trigger resisting single event upset
An anti-single-event, trigger technology, applied in the direction of electrical pulse generator circuit, reliability improvement modification, pulse generation, etc., can solve the problem of low anti-single-event flipping ability.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Example Embodiment
[0030] figure 1 It is a schematic diagram of the logical structure of the D flip-flop capable of being set and reset for anti-single event flip of the present invention. The invention consists of a clock circuit (such as figure 2 Shown), reset buffer circuit (such as image 3 Shown), the main latch (as shown in Figure 4 Shown), slave latch (e.g. Figure 5 Shown) and output buffer circuit (such as Image 6 Shown) composition. The invention has four input terminals and two output terminals. The four input terminals are CK (clock signal input), D (data signal input), SN (set signal input) and RN reset signal input; the two output terminals are Q and QN, Q and QN output a pair Opposite data signal. The clock circuit receives CK, buffers CK and outputs C and CN respectively. The reset buffer circuit buffers RN, inputs R that is inverse to RN, and transfers R to the master latch and the slave latch. The main latch receives D, C and CN, and the main latch latches D under the con...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap