Register resetting method and device based on scanning mode

Abstract

The invention discloses a register resetting method and device based on a scanning mode. The register resetting method comprises the following steps of: (1) constructing scan chains for all registers, respectively connecting data input ends and data output ends of the registers in the scan chains with a not gate, wherein the registers need to be reset to 1; and (2) continuously inputting a reset value 0 to the head of the scan chain. The register resetting device comprises a resetting control logic and a clock control logic which are respectively connected with each register; the register resetting device also comprises reset value converting units, the number of which is in one to one correspondence with the number of the registers needing to be reset to 1; each reset value converting unit comprises two not gates, wherein one of the not gates is connected with the data input end of the corresponding register in series, and the other not gate is connected with the data output end of the corresponding register in series. According to the register resetting method and device, the logic design can be simplified, the realization of resetting logic is transparent for testability design, and the workload of testability design can be reduced.

Description

technical field [0001] The invention relates to the field of registers of microprocessors, in particular to a register reset method and device based on a scan mode. Background technique [0002] In microprocessor design, it is necessary to reset registers, memory and other structures in a certain way, so that the microprocessor can have a definite initial state. For register reset, there are two common methods: synchronous reset and asynchronous reset. Whether it is a synchronous reset or an asynchronous reset, it involves the wiring of the global reset signal. This is because there are a large number of registers in the design of the microprocessor, and the reset signal must be sent to each register that needs to be reset, and the load is very heavy, and the registers are spread all over the microprocessor chip, and the delay of the reset signal line is also relatively large. As the scale of the processor chip increases, the number of registers increases; in addition, the...

AI Technical Summary

Problems solved by technology

However, the reset control module must accurately control the data sequence scanned into the scan chain and the number of scans, otherwise false resets may occur

Images