Unlock instant, AI-driven research and patent intelligence for your innovation.

Method for forming flash memory cell

A flash memory storage and isolation structure technology, applied in electrical components, semiconductor/solid-state device manufacturing, circuits, etc., can solve the problems of difficult to accurately control the thickness of the second region B, programming interference, and reduced data retention capabilities, so as to avoid data retention. The effect of reduced capacity, accurate and uniform thickness, and avoidance of programming interference

Active Publication Date: 2016-08-17
SHANGHAI HUAHONG GRACE SEMICON MFG CORP
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] However, when the second region B of the isolation structure 24 is formed in the prior art, the thickness of the second region B is difficult to control accurately. When the thickness of the second region B of the isolation structure 24 is too thin, the isolation structure 24 of the second region B is more It is easy to be broken down, and the threshold voltage of the second region B of the isolation structure 24 drops, which will cause program disturbance, or cause the word line layer 15 (such as figure 1 shown) the turn-off capability becomes worse; when the thickness of the second region B of the isolation structure 24 is too thick, it will cause the formed floating gate 12 (such as figure 1 Shown) the data retention capacity is reduced, and the performance of the flash storage unit is unstable

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for forming flash memory cell
  • Method for forming flash memory cell
  • Method for forming flash memory cell

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] As described in the background art, the thickness of the second region of the isolation structure formed in the prior art is difficult to accurately control, which makes the performance of the flash memory cell unstable.

[0029] In one embodiment, formed as figure 2 The illustrated method for isolating the isolation structure 24 of the floating gate of a flash memory cell includes: after forming a tunnel oxide layer 25 and a floating gate layer 23 on the surface of a substrate 20, etching the floating gate layer 23 and the tunnel oxide layer of the isolation region 22 25 and a part of the substrate 20 to form a trench; deposit dielectric material in the trench and on the surface of the floating gate layer 23; polish to remove the dielectric material higher than the surface of the floating gate layer 23 to form an isolation structure 24; after the polishing process, The isolation structure 24 of the second region B is etched by an anisotropic dry etching process, so that t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a forming method of a flash memory storage unit. The forming method comprises the following steps of: providing a plurality of batches of semiconductor structures, wherein each semiconductor structure comprises a substrate; the substrate comprises a plurality of floating gate areas and isolation areas, which are arranged in parallel; a tunneling oxidization layer and a floating gate layer are formed at the surface of each floating gate area of the substrate; each isolation area of the substrate has an isolation structure; the surface of the isolation structure is equal to or higher than the surface of the floating gate layer; the isolation structure has a first area and a second area, which are adjacent; orderly etching the second areas o the isolation structures of the plurality of batches of semiconductor structures, so that the surface of the second area of each isolation structure is lower than the surface of the first area, wherein the method for determining the etching time of each batch to be etched comprises the following steps: testing the etching rate of the previous batch of isolation structure of the batch to be etched; testing the thickness of the isolation structure before the batch to be etched is etched; obtaining the etching time of the batch to be etched by combining with the preset thickness of the second area of each isolation structure after the batch to be etched is etched, wherein the formed isolation structure is accurate in thickness; the formed flash memory storage unit is stable in performance.

Description

Technical field [0001] The present invention relates to the field of semiconductor storage devices, in particular to a method for forming a flash memory storage unit. Background technique [0002] In the current semiconductor industry, integrated circuit products can be divided into three main types: analog circuits, digital circuits and digital / analog hybrid circuits. Among them, storage devices are an important device type in digital circuits. In recent years, flash memory in storage devices has developed particularly rapidly. The main feature of flash memory is that it can maintain stored information for a long time without power; and flash memory has the advantages of high integration, fast access speed, easy erasing and rewriting, etc., so it is used in many fields such as microcomputers and automatic control. Has been widely used. [0003] figure 1 It is a schematic cross-sectional structure diagram of a flash memory cell in the prior art, including: a substrate 10; a tunne...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/8247
Inventor 曹子贵贾敏
Owner SHANGHAI HUAHONG GRACE SEMICON MFG CORP