Long glow detection circuit
A detection circuit and long-light emitting technology, which is applied in the direction of transmission monitoring/testing/fault measurement systems, etc., can solve problems such as prone to malfunction and unable to adjust timeout time
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0053] The long luminescence detection circuit of this embodiment is composed of two D flip-flops from Texas Instruments, a delayer, an AND gate and a clock unit, wherein in the D flip-flop of this embodiment input and The input terminals are respectively the R input terminal and the S input terminal in the definition of the D flip-flop in the art.
[0054] so if figure 2 shown, the D flip-flop U1’s The input terminal is connected to the light-emitting state signal TX_SD of the ONU, the CLK input terminal of the D flip-flop U1 is connected to the clock signal CLOCK, and the D input terminal of the D flip-flop U1 and The input terminals are all connected to a high-level signal VCC.
[0055] The CLK input terminal of the D flip-flop U2 is also connected to the clock signal CLOCK, the Q output terminal of the D flip-flop U1 is connected to the input terminal IN of the delayer U4, and the output of the delayer U4 The terminal OUT is connected to the D input terminal of th...
Embodiment 2
[0068] Such as Figure 4 As shown, the difference between the long light emission detection circuit of this embodiment and the long light emission detection circuit of embodiment 1 is:
[0069] In this embodiment, the D input terminal of the D flip-flop U1 is connected to a low level, that is, the ground GND, and the input terminal of the D flip-flop U1 is connected to a high-level signal VCC. The light emitting state signal TX_SD is connected to the input terminal.
[0070] Since the level connected to the D input terminal of the D flip-flop U1 is changed, the timing signal U1Q output by the Q output terminal of the D flip-flop U1 in the present embodiment and the Q output terminal of the D flip-flop U2 output The level of the timing signal U2Q is inverse to the levels of the timing signal U1Q and the timing signal U2Q in Embodiment 1.
[0071] The specific working principle of the long-light emission detection circuit in this embodiment is the same as that in Embodiment 1,...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 