Unlock instant, AI-driven research and patent intelligence for your innovation.

Fin field effect transistor and method of forming the same

A fin-type field effect transistor and fin-type field effect technology, which are applied in the fields of semiconductor devices, semiconductor/solid-state device manufacturing, electrical components, etc., can solve problems such as performance degradation of fin-type field effect transistors, and achieve improved performance and mobility. , the effect of increasing the drive current

Active Publication Date: 2017-08-25
SEMICON MFG INT (SHANGHAI) CORP
View PDF1 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] The problem solved by the present invention is the degraded performance of existing fin field effect transistors (FinFETs)

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Fin field effect transistor and method of forming the same
  • Fin field effect transistor and method of forming the same
  • Fin field effect transistor and method of forming the same

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0053] The inventors conducted research on fin field effect transistors (FinFETs) in the prior art, and found that the main reason for the poor performance of FinFETs is the low carrier mobility in the fin channel region. The carriers are mainly electrons, while in p-FinFET the carriers are mainly holes. The inventors envisage the introduction of stress techniques in planar transistors to enhance electron and hole mobility in the FinFET channel region. However, in actual production, due to the complexity and high cost of the FinFET process, it is difficult to introduce large stress into the channel region of the FinFET.

[0054] Therefore, after a series of creative efforts, the inventor finally obtained a new FinFET manufacturing method and FinFET that increase the stress in the channel region of the FinFET.

[0055] In order to make the above objects, features and advantages of the present invention more comprehensible, specific implementations of the present invention will...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

Provided are a fin type filed effect transistor and a forming method thereof. The forming method comprises the steps that a semiconductor substrate with a fin part is provided, and the fin part stretches in the first direction; a stress layer is formed on the side face of the fin part in the first direction; a pseudo grid is formed in the second direction, the pseudo grid stretches across the stress layer and the fin part, and the first direction is perpendicular to the second direction; in the second direction, first side walls are formed on the two sides of the pseudo grid, and the first side walls stretch across the stress layer and the fin part; the parts, uncovered by the first side walls and the pseudo grid, of the stress layer are removed; after the parts, uncovered with the first side walls and the pseudo grid, of the stress layer are removed, an interlayer medium layer is formed, and the upper surface of the interlayer medium layer is flushed with the upper layer of the pseudo grid; the pseudo grid and the part, under the pseudo grid, of the stress layer are removed, and a pseudo grid groove is formed; a grid medium layer and a conducting layer located on the grid medium layer are formed in the pseudo grid groove, and the conducting layer serves as a grid. The parts, under the first side walls, of the stress layer provide stress to adjacent groove areas, and the performance of the fin type filed effect transistor is improved.

Description

technical field [0001] The invention relates to the technical field of semiconductors, in particular to a fin field effect transistor and a forming method thereof. Background technique [0002] As we all know, transistors are key components in integrated circuits. In order to increase the operating speed of the transistor, it is necessary to increase the driving current of the transistor. And because the drive current of the transistor is proportional to the gate width of the transistor, to increase the drive current, the gate width needs to be increased. However, as the integration of integrated circuits becomes higher and higher, the size of the transistor itself is reduced proportionally, and the simple increase of the gate width conflicts with the proportional reduction of the size of the transistor itself, so the fin field effect transistor was developed. (FinFETs). [0003] For the structure of the existing Fin Field Effect Transistor (FinFET), please refer to figu...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/336H01L21/28H01L29/78H01L29/423
CPCH01L29/66795H01L29/7843H01L29/785
Inventor 鲍宇
Owner SEMICON MFG INT (SHANGHAI) CORP