An iterative carrier synchronization method assisted by multi-ary ldpc codes
An LDPC code and multi-ary technology, which is applied in the application of multi-bit parity error detection coding, error correction/detection using block codes, data representation error detection/correction, etc., can solve the performance and theoretical problems of LDPC codes performance gap etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment
[0069] The embodiment of the present invention is as follows, a multi-ary LDPC code-assisted iterative carrier synchronization method is applied to a multi-ary LDPC code decoder. ×n-dimensional parity check matrix H={h j,i} The determined length is a quaternary LDPC code of n, wherein the elements in the parity check matrix H and the symbol values of LDPC are taken from the Galois Field GF(4), GF(4)={0,α,α 2 ,1} where α is the multiplicative primitive element of the Galois field, and there is α in the GF(4) field 3 =1, m is the check digit length of the multi-ary LDPC code, n is the code length of the multi-ary LDPC code, h j,i It is the element of row j and column i of check matrix H, where 1≤j≤m, 1≤i≤n, M j Indicates the set of variable nodes connected to the jth check node, that is, M j ={i|h j,i ≠0}, M j \i means from M j Remove the i-th variable node set, where M represents the variable node set; N i Indicates the set of check nodes connected to the i-th variable...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


